# ZX Spectrum Next <br> <br> Assembler Developer Guide 

 <br> <br> Assembler Developer Guide}

Tomaž Kragelj

## ZX Spectrum Next Assembler Developer Guide

## Tomaž Kragelj

15 September 2021
REVISIONS
2021-09-15
2021-07-16

Copyright (C) 2021 Tomaž Kragelj
Copyright (C) 2005 Jan Wilmans
Copyright © 1997, 1998, 2001, 2003, 2005 Sean Young
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation; with no Invariant Sections, with no Front-Cover Texts, and with no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Contents

## Chapter 1

## Introduction

### 1.1 Where to get this document

ZX Spectrum Next Assembler Developer Guide is available as coil bound printed book on
https://bit.ly/zx-next-assembler-dev-guide
You can also download it as PDF document from GitHub where you can also find its source ${ }^{\mathrm{E}} \mathrm{T}_{\mathrm{E}} \mathrm{X}$ form so you can edit it to your preference
https://github.com/tomaz/zx-next-dev-guide

### 1.2 Companion Source Code

GitHub repository also includes companion source code. Sample projects were created in a cross-platform environment on Windows so instructions here are written with these in mind. But consider them merely as a suggestion; you should be able to use your preferred editor or tools.

Visual Studio Code (https://code.visualstudio.com/)
My code editor of choice! I use it with the following plugins:
DeZog plugin (https://github.com/maziac/DeZog)
Essential plugin; features list is too large to even attempt to enumerate here but essentially turns VS Code into a fully-fledged debugging environment.
Z80 Macro-Assembler (https://github.com/mborik/z80-macroasm-vscode)
Another must-have plugin for the Z80 assembly developer; syntax highlighting, code formatting and code completion, renaming etc.
Z80 Instruction Set (https://github.com/maziac/z80-instruction-set)
Adds mouse hover action above any Z80N instruction for quick info.
Z80 Assembly meter (https://github.com/theNestruo/z80-asm-meter-vscode)
Shows the sum of clock cycles and machine code bytes for all instructions in the current selection.
sjasmplus 1.18.2 (https://github.com/z00m128/sjasmplus)
Source code includes sjasmplus specific directives for creating nex files at the top and bottom of main. asm files; if you use a different compiler, you may need to tweak or comment them out.
VS Code projects are set up to expect binaries in a specific folder. You will need to download and copy so that sjasmplus.exe is located in Tools/sjasmplus.

## CSpect 2.13.0 (http://cspect.org)

Similar to sjasmplus, CSpect binaries are expected in a specific folder. To install, download and copy so that CSpect.exe is located in Tools/CSpect folder.

## CSpect Next Image (http://www.zxspectrumnext.online/\#sd)

You will also need to download the ZX Spectrum Next image file and copy it to the folder where CSpect. exe is located. I use a 2GB image, hence VS Code project file is configured for that. If you use a different image, make sure to update .vscode/tasks.json file.

## DeZog CSpect plugin (https://github.com/maziac/DeZogPlugin)

DeZog requires this plugin to be installed to work with CSpect. To install, download and copy to the same folder where CSpect.exe is located. Make sure the plugin version matches the DeZog version!

Note: you need to have CSpect launched before you can run the samples. I created couple tasks ${ }^{1}$ for it: open VS Code command palette (Ctrl+Shift+P shortcut on my installation) and select Tasks: Run Task option, then select Launch CSpect from list. This is only needed once. Afterwards, use Run $>$ Start Debugging from the main menu to compile and launch the program.
Note: default DeZog port of 11000 doesn't work on my computer, so I changed it to 13000 . This needs to be managed in 2 places: .vscode/launch.json and on the plugin side. Companion code repository already includes the setup needed, including DeZogPlugin.dll.config file, so it should work out of the box.
Note: sample projects are ready for ZEsarUX as well, select the option from debugging panel in VS Code.

[^0]
### 1.3 Background, Contact \& Feedback

My first computer was ZX Spectrum 48K. Initially, it was only used to play games, but my creative mind soon set me on the path of building simple games of my own in BASIC. While too young to master assembler at that point, the idea stayed with me. ZX Spectrum Next revived my wish to learn Z80 and return to writing games for the platform.

My original intent was to have coil bound list of all ZX Next instructions so I can quickly compare. However, after finding Z80 Undocumented online, it felt like a perfect starting point. And with additional information included, it also encouraged me to extend the mere instructions list with the Next specific chapters. So in a way, this book represents my notes as I was learning those topics. That being said, I did my best to present information as a reference to keep the book relevant.

English is not my native tongue. And our mind is not the best tool to correct our own work either. Since I can't afford a professional proofreader, mistakes are a matter of fact I'm afraid. If you spot something or want to contribute, feel free to open an issue on GitHub. Pull requests are also welcome! If you want to contribute, but are unsure of what, check the accompanying readme file on GitHub for ideas. If you want to discuss in advance, or for anything else, you can find me on email tkragelj@gmail.com or Twitter @tomsbarks.
That being said, I hope you'll enjoy reading this document as much as I did writing it!
Sincerely, Tomaž

### 1.4 Z80 Undocumented

As the saying "standing on the shoulders of giants" goes, this book is also based on pre-existing work from Jan and Sean. While my work is ZX Spectrum Next developer-oriented, their original project was more focused on hardware perspective, for Z80 emulator developers.

If interested, you can find it at http://www.myquest.nl/z80undocumented/.

## Jan

http://www.myquest.nl/z80undocumented/
Email jw@dds.nl
Twitter @janwilmans
Interested in emulation for a long time, but a few years after Sean started writing this document, I have also started writing my own MSX emulator in 2003 and I've used this document quite a lot. Now (2005) the Z80 emulation is nearing perfection, I decided to add what extra I have learned and comments various people have sent to Sean, to this document.
I have restyled the document (although very little) to fit my personal needs and I have checked a lot of things that were already in here.

## Sean

http://www.msxnet.org/
Ever since I first started working on an MSX emulator, I've been very interested in getting the emulation absolutely correct - including the undocumented features. Not just to make sure that all games work, but also to make sure that if a program crashes, it crashes exactly the same way if running on an emulator as on the real thing. Only then is perfection achieved.
I set about collecting information. I found pieces of information on the Internet, but not everything there is to know. So I tried to fill in the gaps, the results of which I put on my website. Various people have helped since then; this is the result of all those efforts and to my knowledge, this document is the most complete.

### 1.5 ChangeLog

15 September 2021 Corrections and updates based on community comments - with special thanks to Peter Ped Helcmanovsky. Restructured and updated many ZX Next chapters: added sample code to ports, completely restructured memory map and paging, added new palette chapter including 9-bit palette handling, updated ULA with shadow screen info and added Next extended keyboard description. Other than that couple of cosmetic changes: redesigned title, copyright pages etc. Also, many behind the scenes improvements like splitting previous huge single $\mathrm{AT}_{\mathrm{E}} \mathrm{X}$ file into multiple per-chapter/section. This is not only more manageable but can also compile much faster.

16 July 2021 Added ZX Spectrum Next information and instructions and restructured text for better maintainability and readability.

18 September 2005 Corrected a textual typo in the R register and memory refresh section, thanks to David Aubespin. Corrected the contradiction in the DAA section saying the NF flag was both affected and unchanged :) thanks to Dan Meir. Added an error in official documentation about the way Interrupt Mode 2 works, thanks to Aaldert Dekker.

15 June 2005 Corrected improper notation of JP $\mathrm{x}, \mathrm{nn}$ mnemonics in opcode list, thanks to Laurens Holst. Corrected a mistake in the INI, INIR, IND, INDR section and documented a mistake in official Z80 documentation concerning Interrupt Mode 2, thanks to Boris Donko. Thanks to Aaldert Dekker for his ideas, for verifying many assumptions and for writing instruction exercisers for various instruction groups.

18 May 2005 Added an alphabetical list of instructions for easy reference and corrected an error in the 16 -bit arithmetic section, SBC HL, nn sets the NF flag just like other subtraction instructions, thanks to Fredrik Olssen for pointing that out.

4 April 2005 I (Jan jw@dds.nl) will be maintaining this document from this version on. I restyled the document to fix the page numbering issues, corrected an error in the I/O Block Instructions section, added graphics for the RLD and RRD instructions and corrected the spelling in several places.

20 November 2003 Again, thanks to Ramsoft, added PV flag to OUTI, INI and friends. Minor fix to DAA tables, other minor fixes.

13 November 2003 Thanks to Ramsoft, add the correct tables for the DAA instruction (section ??). Minor corrections \& typos, thanks to Jim Battle, David Sutherland and most of all Fred Limouzin.

September 2001 Previous documents I had written were in plain text and Microsoft Word, which I now find very embarrassing, so I decided to combine them all and use $\mathrm{EAT}_{\mathrm{E}} \mathrm{X}$. Apart from a full re-write, the only changed information is "Power on defaults" (section ??) and the algorithm for the CF and HF flags for OTIR and friends (section ??).

This page intentionally left empty

Chapter 2
Zilog Z80

### 2.1 Overview

### 2.1.1 History of the Z80

In 1969 Intel was approached by a Japanese company called Busicom to produce chips for Busicom's electronic desktop calculator. Intel suggested that the calculator should be built around a single-chip generalized computing engine and thus was born the first microprocessor - the 4004. Although it was based on ideas from a much larger mainframe and mini-computers the 4004 was cut down to fit onto a 16 -pin chip, the largest that was available at the time, so that its data bus and address bus were each only 4 -bits wide.

Intel went on to improve the design and produced the 4040 (an improved 4-bit design) the 8008 (the first 8-bit microprocessor) and then in 1974 the 8080. This last one turned out to be a very useful and popular design and was used in the first home computer, the Altair 8800, and CP/M.

In 1975 Federico Faggin who had worked at Intel on the 4004 and its successors left the company and joined forces with Masatoshi Shima to form Zilog. At their new company, Faggin and Shima designed a microprocessor that was compatible with Intel's 8080 (it ran all 78 instructions of the 8080 in almost the same way that Intel's chip did) ${ }^{1}$ but had many more abilities (an extra 120 instructions, many more registers, simplified connection to hardware). Thus was born the mighty Z80, and thus was the empire forged!

The original Z80 was first released in July 1976, coincidentally Jan was born in the very same month. Since then newer versions have appeared with much of the same architecture but running at higher speeds. The original Z80 ran with a clock rate of 2.5 MHz , the Z80A runs at 4 MHz , the Z 80 B at 6 MHz and the Z 80 H at 8 Mhz .

Many companies produced machines based around Zilog's improved chip during the 1970s and 80 's and because the chip could run 8080 code without needing any changes to the code the perfect choice of the operating system was $\mathrm{CP} / \mathrm{M}$.

Also, Zilog has created a Z280, an enhanced version of the Zilog Z80 with a 16-bit architecture, introduced in July 1987. It added an MMU to expand addressing to 16 Mb , features for multitasking, a 256-byte cache, and a huge number of new opcodes (giving a total of over 2000 !). Its internal clock runs at 2 or 4 times the external clock (e.g. a 16 MHz CPU with a 4 MHz bus.

The Z380 CPU incorporates advanced architectural while maintaining Z80/Z180 object code compatibility. The Z380 CPU is an enhanced version of the Z80 CPU. The Z80 instruction set has been retained, adding a full complement of 16 -bit arithmetic and logical operations, multiply and divide, a complete set of register-to-register loads and exchanges, plus 32-bit load and exchange, and 32-bit arithmetic operations for address calculations.

The addressing modes of the Z80 have been enhanced with Stack pointer relative loads and stores, 16 -bit and 24 -bit indexed offsets and more flexible indirect register addressing. All of the addressing modes allow access to the entire 32-bit addressing space.

[^1]
### 2.1.2 Registers

The following accessible registers exist in the Z80.

| A $\mathrm{A}^{\mathrm{F}}$ | \} Accumulator and Flags |
| :---: | :---: |
| BC |  |
| DE | General purpose registers |
| HL |  |
| IX | \} Index registers |
| IY |  |
| PC | Special purpose registers |
| SP |  |
| I R | $\left\{\begin{array}{l}\text { Alternate general purpose registers }\end{array}\right.$ |
| AF' |  |
| BC' |  |
| DE' |  |
| HL' |  |

### 2.1.3 Flags

The conventional way of denoting the flags is with one letter, "C" for the carry flag for example. It could be confused with the C register, so I've chosen to use the "CF" notation for flags (except "P" which uses "PV" notation due to having dual-purpose, either as parity or overflow). And for YF and XF the same notation is used in MAME ${ }^{2}$.

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| flag | SF | ZF | YF | HF | XF | PF | NF | CF |

SF Set if the 2-complement value is negative; simply a copy of the most significant bit.
ZF Set if the result is zero.
YF A copy of bit 5 of the result.
HF The half-carry of an addition/subtraction (from bit 3 to 4). Needed for BCD correction with DAA.

XF A copy of bit 3 of the result.
PV This flag can either be the parity of the result (PF), or the 2-complement signed overflow (VF): set if 2 -complement value doesn't fit in the register.

NF Shows whether the last operation was an addition (0) or a subtraction (1). This information is needed for DAA. ${ }^{3}$

CF The carry flag, set if there was a carry after the most significant bit.

[^2]
### 2.1.4 Pin Descriptions [?]

This section might be relevant even if you don't do anything with hardware; it might give you insight into how the Z80 operates. Besides, it took me hours to draw this.

| $\mathrm{A}_{11}$ | $1 \quad 40$ | $\square \mathrm{A}_{10}$ |
| :---: | :---: | :---: |
| $\mathrm{A}_{12}$ | 239 | $\square \mathrm{A}_{9}$ |
| $\mathrm{A}_{13}$ | $3 \quad 38$ | $\mathrm{A}_{8}$ |
| $\mathrm{A}_{14}$ | $4 \quad 37$ | $\mathrm{A}_{7}$ |
| $\mathrm{A}_{15}$ | $5 \quad 36$ | $\square \mathrm{A}_{6}$ |
| CLK | 635 | $\square \mathrm{A}_{5}$ |
| $\mathrm{D}_{4}$ | $7 \quad 34$ | $\mathrm{A}_{4}$ |
| $\mathrm{D}_{3}$ | $8 \quad 33$ | $\square \mathrm{A}_{3}$ |
| $\mathrm{D}_{5}$ | 932 | $\mathrm{A}_{2}$ |
| $\mathrm{D}_{6}$ | $10 \mathrm{Z80} \mathrm{CPU}{ }^{31}$ | $\square \mathrm{A}_{1}$ |
| $+5 \mathrm{~V}$ | $11280{ }^{2}$ | $\square \mathrm{A}_{0}$ |
| $\mathrm{D}_{2}$ | 12 29 | $\square \mathrm{GND}$ |
| $\mathrm{D}_{7}$ | $13 \quad 28$ | $\square \overline{\mathrm{RFSH}}$ |
| $\mathrm{D}_{0}$ | $14 \quad 27$ | 口M1 |
| $\mathrm{D}_{1}$ | $15 \quad 26$ | $\square \overline{\mathrm{RESET}}$ |
| INT | 1625 | $\square \overline{\text { BUSREQ }}$ |
| $\overline{\text { NMI }}$ | $17 \quad 24$ | DTAIT |
| HALT | $18 \quad 23$ | $\square$ BUSACK |
| MREQ | 1922 | $\square \overline{\mathrm{WR}}$ |
| IORQ | $20 \quad 21$ | $\square \overline{\mathrm{RD}}$ |

$\mathrm{A}_{15}-\mathrm{A}_{0}$ Address bus (output, active high, 3-state). This bus is used for accessing the memory and for I/O ports. During the refresh cycle the IR register is put on this bus.
$\overline{\text { BUSACK }}$ Bus Acknowledge (output, active low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals $\overline{M R E Q}, \overline{\text { IORQ}}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ have been entered into their high-impedance states. The external device now control these lines.
$\overline{B U S R E Q}$ Bus Request (input, active low). Bus Request has a higher priority than NMI and is always recognised at the end of the current machine cycle. $\overline{\text { BUSREQ forces the CPU address }}$ bus, data bus and control signals $\overline{\text { MREQ }}, \overline{\text { IORQ }}, \overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ to go to a high-impedance state
 an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from refreshing dynamic RAMs.
$\mathrm{D}_{7}-\mathrm{D}_{0}$ Data Bus (input/output, active low, 3-state). Used for data exchanges with memory, I/O and interrupts.

HALT Halt State (output, active low). Indicates that the CPU has executed a HALT instruction and is waiting for either a maskable or nonmaskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU stops increasing the PC so the instruction is re-executed, to maintain memory refresh.
$\overline{\text { INT }}$ Interrupt Request (input, active low). Interrupt Request is generated by I/O devices. The CPU honours a request at the end of the current instruction if IFF1 is set. $\overline{\text { INT }}$ is normally wired-OR and requires an external pullup for these applications.
$\overline{\text { IORQ Input/Output Request (output, active low, 3-state). Indicates that the address bus holds }}$ a valid I/O address for an I/O read or write operation. $\overline{\text { IORQ }}$ is also generated concurrently
with $\overline{\text { M1 }}$ during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the databus.
$\overline{M 1}$ Machine Cycle One (output, active low). $\overline{\text { M1 }}$, together with $\overline{\text { MREQ }}$, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. $\overline{\mathrm{M1}}$, together with $\overline{\mathrm{IORQ}}$, indicates an interrupt acknowledge cycle.
$\overline{\text { MREQ }}$ Memory Request (output, active low, 3 -state). Indicates that the address holds a valid address for a memory read or write cycle operations.
$\overline{\text { NMI }}$ Non-Maskable Interrupt (input, negative edge-triggered). $\overline{\text { NMI }}$ has a higher priority than $\overline{\text { INT. }} \overline{\text { NMI }}$ is always recognised at the end of an instruction, independent of the status of the interrupt flip-flops and automatically forces the CPU to restart at location $\$ 0066$.
$\overline{\mathrm{RD}}$ Read (output, active low, 3-state). Indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to place data onto the data bus.
$\overline{\text { RESET }}$ Reset (input, active low). Initializes the CPU as follows: it resets the interrupt flip-flops, clears the PC and IR registers, and set the interrupt mode to 0 . During reset time, the address bus and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that $\overline{\operatorname{RESET}}$ must be active for a minimum of three full clock cycles before the reset operation is complete. Note that Matt found that SP and AF are set to $\$$ FFFF.
$\overline{\mathrm{RFSH}}$ Refresh (output, active low). $\overline{\mathrm{RFSH}}$, together with $\overline{\mathrm{MREQ}}$, indicates that the IR registers are on the address bus (note that only the lower 7 bits are useful) and can be used for the refresh of dynamic memories.
$\overline{\text { WAIT }}$ Wait (input, active low). Indicates to the CPU that the addressed memory or I/O device are not ready for data transfer. The CPU continues to enter a wait state as long as this signal is active. Note that during this period memory is not refreshed.
$\overline{\mathrm{WR}}$ Write (output, active low, 3-state). Indicates that the CPU wants to write data to memory or an I/O device. The addressed I/O device or memory should use this signal to store the data on the data bus.

### 2.1.5 Power on Defaults

Matt ${ }^{4}$ has done some excellent research on this. He found that AF and SP are always set to \$FFFF after a reset, and all other registers are undefined (different depending on how long the CPU has been powered off, different for different Z80 chips). Of course, the PC should be set to 0 after a reset, and so should the IFF1 and IFF2 flags (otherwise strange things could happen). Also since the Z 80 is 8080 compatible, the interrupt mode is probably 0 .

Probably the best way to simulate this in an emulator is to set PC, IFF1, IFF2, IM to 0 and set all other registers to \$FFFF.

[^3]
### 2.2 Undocumented Opcodes

There are quite a few undocumented opcodes/instructions. This section should describe every possible opcode so you know what will be executed, whatever the value of the opcode is.

The following prefixes exist: CB, ED, DD, FD, DDCB and FDCB. Prefixes change the way the following opcodes are interpreted. All instructions without a prefix (not a value of one the above) are single-byte opcodes (without the operand, that is), which are documented in the official documentation.

### 2.2.1 CB Prefix [?]

An opcode with a CB prefix is a rotate, shift or bit test/set/reset instruction. A few instructions are missing from the official list, for example SLL (Shift Logical Left). It works like SLA, for one exception: it sets bit 0 (SLA resets it).

| CB30 | SLL B |
| :--- | :--- |
| CB31 | SLL C |
| CB32 | SLL D |
| CB33 | SLL E |
| CB34 | SLL H |
| CB35 | SLL L |
| CB36 | SLL (HL) |
| CB37 | SLL A |

### 2.2.2 DD Prefix [?]

In general, the instruction following the DD prefix is executed as is, but if the HL register is supposed to be used the IX register is used instead. Here are the rules:

- Any usage of HL is treated as an access to IX (except EX DE,HL and EXX and the ED prefixed instructions that use HL).
- Any access to (HL) is changed to (IX+d), where " d " is a signed displacement byte placed after the main opcode - except JP (HL), which isn't indirect anyway. The mnemonic should be JP HL.
- Any access to H is treated as an access to $\mathrm{IX}_{\mathrm{h}}$ (the high byte of IX) except if (IX+d) is used as well.
- Any access to $L$ is treated as an access to $\mathrm{IX}_{1}$ (the low byte of $I X$ ) except if ( $\mathrm{IX}+\mathrm{d}$ ) is used as well.
- A DD prefix before a CB selects a completely different instruction set, see section ??.

Some examples:

| Without DD prefix | With DD prefix |
| :--- | :--- |
| LD H, (HL) | LD H, (IX+d) |
| LD H, A | LD IXH, A |
| LD L, H | LD IXL, IXH |
| JP (HL) | JP (IX) |
| LD DE, 0 | LD DE, 0 |
| LD HL, 0 | LD IX, O |

### 2.2.3 FD Prefix [?]

This prefix has the same effect as the DD prefix, though IY is used instead of IX. Note LD IXL, IYH is not possible: only IX or IY is accessed in one instruction, never both.

### 2.2.4 ED Prefix [?]

There are a number of undocumented EDxx instructions, of which most are duplicates of documented instructions. Any instruction not listed here has no effect (same as 2 NOPs). indicates undocumented instruction:

| ED40 | IN B, (C) | ED50 | IN D, (C) |
| :--- | :--- | :--- | :--- |
| ED41 | OUT (C), B | ED51 | OUT (C), D |
| ED42 | SBC HL, BC | ED52 | SBC HL, DE |
| ED43 | LD (nn), BC | ED53 | LD (nn), DE |
| ED44 | NEG | ED54 | NEGG* $^{*}$ |
| ED45 | RETN | ED55 | RETN** |
| ED46 | IM 0 | ED56 | IM 1 |
| ED47 | LD I, A | ED57 | LD A, I |
| ED48 | IN C, (C) | ED58 | IN E, (C) |
| ED49 | OUT (C), C | ED59 OUT (C), E |  |
| ED4A | ADC HL, BC | ED5A | ADC HL, DE |
| ED4B | LD BC, (nn) | ED5B | LD DE, (nn) |
| ED4C | NEG** | ED5C | NEG** |
| ED4D | RETI | ED5D | RETN** |
| ED4E | IM 0** | ED5E | IM 2 |
| ED4F | LD R, A | ED5F | LD A, R |

```
ED60 IN H, (C) ED70 IN (C) / IN F, (C)**
ED61 OUT (C), H ED71 OUT (C) , O**
ED62 SBC HL, HL ED72 SBC HL, SP
ED63 LD (nn), HL ED73 LD (nn), SP
ED64 NEG**
ED65 RETN**
ED66 IM O**
ED67 RRD
ED68 IN L, (C)
ED69 OUT (C), L
ED6A ADC HL, HL
ED6B LD HL, (nn)
ED6C NEG**
ED6D RETN**
ED6E IM O**
ED6F RLD
```

```
ED74 NEG**
```

ED74 NEG**
ED75 RETN**
ED75 RETN**
ED76 IM 1**
ED76 IM 1**
ED77 NOP**
ED77 NOP**
ED78 IN A, (C)
ED78 IN A, (C)
ED79 OUT (C), A
ED79 OUT (C), A
ED7A ADC HL, SP
ED7A ADC HL, SP
ED7B LD SP, (nn)
ED7B LD SP, (nn)
ED7C NEG**
ED7C NEG**
ED7D RETN**
ED7D RETN**
ED7E IM 2**
ED7E IM 2**
ED7F NOP**

```
ED7F NOP**
```

The ED70 instruction reads from I/O port C, but does not store the result. It just affects the flags like the other IN x , (C) instructions. ED71 simply outs the value 0 to $\mathrm{I} / \mathrm{O}$ port C .

The ED63 is a duplicate of the 22 opcode (LD (nn), HL) and similarly ED6B is a duplicate of the 2A opcode (LD HL, (nn)). Of course the timings are different. These instructions are listed in the official documentation.

According to Gerton Lunter ${ }^{5}$ :

The instructions ED 4E and ED 6E are IM 0 equivalents: when FF was put on the bus (physically) at interrupt time, the Spectrum continued to execute normally, whereas when an EF (RST \$28) was put on the bus it crashed, just as it does in that case when the Z80 is in the official interrupt mode 0 . In IM 1 the Z80 just executes a RST $\$ 38$ (opcode FF) no matter what is on the bus.

All the RETI/RETN instructions are the same, all like the RETN instruction. So they all, including RETI, copy IFF2 to IFF1. See section ?? for more information on RETI and RETN and IM x.

### 2.2.5 DDCB Prefix

The undocumented DDCB instructions store the result (if any) of the operation in one of the seven all-purpose registers. Which one depends on the lower 3 bits of the last byte of the opcode (not operand, so not the offset).

| 000 | B | 100 | H |
| :--- | :--- | :--- | :--- |
| 001 | C | 101 | L |
| 010 | D | 110 | (none: documented opcode) |
| 011 | E | 111 | A |

[^4]The documented DDCB0106 is RLC ( $\mathrm{IX}+\$ 01$ ). So, clear the lower three bits (DDCB0100) and something is done to register B. The result of the RLC (which is stored in (IX+\$01)) is now also stored in register B. Effectively, it does the following:

```
LD B, (IX+$01)
RLC B
LD (IX+$01), B
```

So you get double value for money. The result is stored in B and (IX+\$01). The most common notation is: RLC (IX+\$01), B

I've once seen this notation:

```
RLC (IX+$01)
LD B, (IX+$01)
```

That's not correct: B contains the rotated value, even if (IX+\$01) points to ROM. The DDCB SET and RES instructions do the same thing as the shift/rotate instructions:

```
DDCB10C0 SET 0, (IX+$10), B
DDCB10C1 SET 0, (IX+$10), C
DDCB10C2 SET 0, (IX+$10), D
DDCB10C3 SET 0, (IX+$10), E
DDCB10C4 SET 0, (IX+$10), H
DDCB10C5 SET 0, (IX+$10), L
DDCB10C6 SET 0, (IX+$10) - documented instruction
DDCB10C7 SET 0, (IX+$10), A
```

So for example with the last instruction, the value of (IX $+\$ 10$ ) with bit 0 set is also stored in register A.

The DDCB BIT instructions do not store any value; they merely test a bit. That's why the undocumented DDCB BIT instructions are no different from the official ones:

```
DDCB d 78 BIT 7, (IX+d)
DDCB d 79 BIT 7, (IX+d)
DDCB d 7A BIT 7, (IX+d)
DDCB d 7B BIT 7, (IX+d)
DDCB d 7C BIT 7, (IX+d)
DDCB d 7D BIT 7, (IX+d)
DDCB d 7E BIT 7, (IX+d) - documented instruction
DDCB d 7F BIT 7, (IX+d)
```


### 2.2.6 FDCB Prefixes

Same as for the DDCB prefix, though IY is used instead of IX.

### 2.2.7 Combinations of Prefixes

This part may be of some interest to emulator coders. Here we define what happens if strange sequences of prefixes appear in the instruction cycle of the Z80.

If CB or ED is encountered, that byte plus the next make up an instruction. FD or DD should be seen as prefix setting a flag which says "use IX or IY instead of HL", and not an instruction. In a large sequence of DD and FD bytes, it is the last one that counts. Also any other byte (or instruction) resets this flag.

FD DD 00210010 NOP NOP NOP LD HL, \$1000

### 2.3 Undocumented Effects

### 2.3.1 BIT Instructions

BIT $n, r$ behaves much like AND $r, 2^{n}$ with the result thrown away, and CF flag unaffected. Compare BIT 7,A with AND \$80: flag YF and XF are reset, SF is set if bit 7 was actually set; ZF is set if the result was 0 (bit was reset), and PV is effectively set if ZF is set (the result of the AND leaves either no bits set (PV set - parity even) or one bit set (PV reset - parity odd). So the rules for the flags are:

SF flag Set if $\mathrm{n}=7$ and tested bit is set.
ZF flag Set if the tested bit is reset.
YF flag Set if $\mathrm{n}=5$ and tested bit is set.
HF flag Always set.
XF flag Set if $\mathrm{n}=3$ and tested bit is set.
PV flag Set just like ZF flag.
NF flag Always reset.
CF flag Unchanged.

This is where things start to get strange. With the BIT $n$, (IX+d) instructions, the flags behave just like the BIT $n, r$ instruction, except for YF and XF. These are not copied from the result but from something completely different, namely bit 5 and 3 of the high byte of IX+d (so IX plus the displacement).

Things get more bizarre with the BIT n , (HL) instruction. Again, except for YF and XF, the flags are the same. YF and XF are copied from some sort of internal register. This register is related to 16 -bit additions. Most instructions do not change this register. Unfortunately, I haven't tested all instructions yet, but here is the list so far:

ADD HL, xx Use high byte of HL, ie. H before the addition.
LD r , (IX+d) Use high byte of the resulting address IX+d.
JR d Use high byte target address of the jump.
LD r , r' Doesn't change this register.
Any help here would be most appreciated!

### 2.3.2 Memory Block Instructions [?]

The LDI/LDIR/LDD/LDDR instructions affect the flags in a strange way. At every iteration, a byte is copied. Take that byte and add the value of register A to it. Call that value n. Now, the flags are:

YF flag A copy of bit 1 of $n$.
HF flag Always reset.
XF flag A copy of bit 3 of $n$.
PV flag Set if BC not 0 .
SF, ZF, CF flags These flags are unchanged.

And now for CPI/CPIR/CPD/CPDR. These instructions compare a series of bytes in memory to register A. Effectively, it can be said they perform CP (HL) at every iteration. The result of that comparison sets the HF flag, which is important for the next step. Take the value of register A, subtract the value of the memory address, and finally subtract the value of HF flag, which is set or reset by the hypothetical CP (HL). So, $n=A-(H L)-H F$.

SF, ZF, HF flags Set by the hypothetical CP (HL).
YF flag A copy of bit 1 of $n$.
XF flag A copy of bit 3 of $n$.
PV flag Set if BC is not 0 .
NF flag Always set.
CF flag Unchanged.

### 2.3.3 I/O Block Instructions

These are the most bizarre instructions, as far as the flags are concerned. Ramsoft found all of the flags. The "out" instructions behave differently than the "in" instructions, which doesn't make the CPU very symmetrical.

First of all, all instructions affect the following flags:

SF, ZF, YF, XF flags Affected by decreasing register B, as in DEC B.
NF flag A copy of bit 7 of the value read from or written to an I/O port.

And now the for OUTI/OTIR/OUTD/OTDR instructions. Take the state of the L after the increment or decrement of HL; add the value written to the I/O port; call that k for now. If $\mathrm{k}>255$, then the CF and HF flags are set. The PV flag is set like the parity of $k$ bitwise and'ed with 7 , bitwise xor'ed with B.

HF and CF Both set if ( HL ) + L > 255)
PV The parity of $((((\mathrm{HL})+\mathrm{L}) \wedge 7) \vee \mathrm{B})$

INI/INIR/IND/INDR use the C register instead of the L register. There is a catch though, because not the value of C is used, but $\mathrm{C}+1$ if it's INI/INIR or C - 1 if it's IND/INDR. So, first of all INI/INIR:

HF and CF Both set if ( $(\mathrm{HL})+((C+1) \wedge 255) \vee 255)$
PF The parity of $(((\mathrm{HL})+((C+1) \wedge 255)) \wedge 7) \vee B)$

And last IND/INDR:

HF and CF Both set if ( (HL) + ( (C - 1) ^ 255) > 255)
PF The parity of (( HL ) + ( ( $\mathrm{C}-1) \wedge 255)) \wedge 7$ ) $\vee \mathrm{B})$

### 2.3.4 16 Bit I/O ports

Officially the Z80 has an 8-bit I/O port address space. When using the I/O ports, the 16 address lines are used. And in fact, the high 8 bits do have some value, so you can use 65536 ports after all. IN r, (C), OUT (C), r, and the block I/O instructions actually place the entire BC register on the address bus. Similarly IN A, ( $n$ ) and OUT ( $n$ ), A put A $\times 256+n$ on the address bus.

The INI, INIR, IND and INDR instructions use BC before decrementing B, and the OUTI, OTIR, OUTD and OTDR instructions use BC after decrementing.

### 2.3.5 Block Instructions

The repeated block instructions simply decrement the PC by two so the instruction is simply re-executed. So interrupts can occur during block instructions. So, LDIR is simply LDI + if BC is not 0 , decrement PC by 2 .

### 2.3.6 16 Bit Additions

The 16 -bit additions are a bit more complicated than the 8 -bit ones. Since the Z 80 is an 8 -bit CPU, 16-bit additions are done in two stages: first, the lower bytes are added, then the two higher bytes. The SF, YF, HF, XF flags are affected by the second (high) 8-bit addition. ZF is set if the whole 16 -bit result is 0 .

### 2.3.7 DAA Instruction

This instruction is useful when you're using BCD values. After addition or subtraction, DAA corrects the value back to BCD again. Note that it uses the CF flag, so it cannot be used after INC and DEC.

Stefano Donati from Ramsoft ${ }^{6}$ has found the tables which describe the DAA operation. The input is the A register and the CF, NF, HF flags. The result is as follows:

Depending on the NF flag, the "diff" from this table must be added (NF is reset) or subtracted (NF is set) to A:

| CF | $\begin{gathered} \text { high } \\ \text { nibble } \end{gathered}$ | HF | $\begin{gathered} \text { low } \\ \text { nibble } \end{gathered}$ | diff |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0-9 | 0 | 0-9 | 00 |
| 0 | 0-9 | 1 | 0-9 | 06 |
| 0 | 0-8 | * | A-F | 06 |
| 0 | A-F | 0 | 0-9 | 60 |
| 1 | * | 0 | 0-9 | 60 |
| 1 | * | 1 | 0-9 | 66 |
| 1 | * | * | A-F | 66 |
| 0 | 9-F | * | A-F | 66 |
| 0 | A-F | 1 | 0-9 | 66 |

CF flag is affected:

| CF | $\begin{gathered} \text { high } \\ \text { nibble } \end{gathered}$ | $\begin{gathered} \text { low } \\ \text { nibble } \end{gathered}$ | CF' |
| :---: | :---: | :---: | :---: |
| 0 | 0-9 | 0-9 | 0 |
| 0 | 0-8 | A-F | 0 |
| 0 | 9-F | A-F | 1 |
| 0 | A-F | 0-9 | 1 |
| 1 | * | * | 1 |

NF flag is affected:

|  |  | low |  |
| :---: | :---: | :---: | :---: |
| NF | HF | nibble | HF |
| 0 | $*$ | $0-9$ | 0 |
| 0 | $*$ | A-F | 1 |
| 1 | 0 | $*$ | 0 |
| 1 | 1 | $6-\mathrm{F}$ | 0 |
| 1 | 1 | $0-5$ | 1 |

SF, YF, XF are copies of bit 7, 5, 3 of the result respectively; ZF is set according to the result and NF is always unchanged.

[^5]
### 2.4 Interrupts

There are two types of interrupts, maskable and non-maskable. The maskable type is ignored if IFF1 is reset. Non-maskable interrupts (NMI) will are always accepted, and they have a higher priority, so if both are requested at the same time, the NMI will be accepted first.

For the interrupts, the following things are important: interrupt Mode (set with the IM 0, IM 1, IM 2 instructions), the interrupt flip-flops (IFF1 and IFF2), and the I register. When a maskable interrupt is accepted, the external device can put a value on the data bus.

Both types of interrupts increase the R register by one when accepted.

### 2.4.1 Non-Maskable Interrupts (NMI)

When an NMI is accepted, IFF1 is reset. At the end of the routine, IFF1 must be restored (so the running program is not affected). That's why IFF2 is there; to keep a copy of IFF1.
An NMI is accepted when the $\overline{\text { NMI }}$ pin on the Z80 is made low (edge-triggered). The Z80 responds to the change of the line from +5 to $0-$ so the interrupt line doesn't have a state, it's just a pulse. When this happens, a call is done to address $\$ 0066$ and IFF1 is reset so the routine isn't bothered by maskable interrupts. The routine should end with an RETN (RETurn from Nmi) which is just a usual RET but also copies IFF2 to IFF1, so the IFFs are the same as before the interrupt.

You can check whether interrupts were disabled or not during an NMI by using the LD A, I or LD A,R instruction. These instructions copy IFF2 to the PV flag.

Accepting an NMI costs 11 t-states.

### 2.4.2 Maskable Interrupts (INT)

If the INT line is low and IFF1 is set, a maskable interrupt is accepted - whether or not the last interrupt routine has finished. That's why you should not enable interrupts during such a routine, and make sure that the device that generated it has put the INT line up again before ending the routine. So unlike NMI interrupts, the interrupt line has a state; it's not a pulse.

When an interrupt is accepted, both IFF1 and IFF2 are cleared, preventing another interrupt from occurring which would end up as an infinite loop (and overflowing the stack). What happens next depends on the Interrupt Mode.

A device can place a value on the data bus when the interrupt is accepted. Some computer systems do not utilize this feature, and this value ends up being $\$ \mathrm{FF}$.

Interrupt Mode 0 This is the 8080 compatibility mode. The instruction on the bus is executed (usually an RST instruction, but it can be anything). I register is not used. Assuming it's a RST instruction, accepting this takes 13 t-states.

Interrupt Mode 1 This is the 8080 compatibility mode. The instruction on the bus is
executed (usually an RST instruction, but it can be anything). I register is not used. Assuming it's a RST instruction, accepting this takes 13 t-states.

Interrupt Mode 2 A call is made to the address read from memory. What address is read from is calculated as follows: (I register) $\times 256+$ (value on bus). Zilog's user manual states (very convincingly) that the least significant bit of the address is always 0 , so they calculate the address that is read from as: (I register) $\times 256+$ (value on bus $\wedge \$ \mathrm{FE}$ ). I have tested this and it's not correct. Of course, a word (two bytes) is read, making the address where the call is made to. In this way, you can have a vector table for interrupts. Accepting this interrupt type costs 19 t-states.

At the end of a maskable interrupt, the interrupts should be enabled again. You can assume that was the state of the IFFs because otherwise the interrupt wasn't accepted. So, an interrupt routine always ends with an EI and a RET (RETI according to the official documentation, more about that later):

```
InterruptRoutine:
    EI
    RETI or RET
```

Note a fact about EI: a maskable interrupt isn't accepted directly after it, so the next opportunity for an interrupt is after the RETI. This is very useful; if the INT line is still low, an interrupt is accepted again. If this happens a lot and the interrupt is generated before the RETI, the stack could overflow (since the routine would be called again and again). But this property of EI prevents this.

DI is not necessary at the start of the interrupt routine: the interrupt flip-flops are cleared when accepting the interrupt.

You can use RET instead of RETI, depending on the hardware setup. RETI is only useful if you have something like a Z80 PIO to support daisy-chaining: queuing interrupts. The PIO can detect that the routine has ended by the opcode of RETI, and let another device generate an interrupt. That is why I called all the undocumented EDxx RET instructions RETN: All of them operate alike, the only difference of RETI is its specific opcode which the Z80 PIO recognises.

### 2.4.3 Things Affecting the Interrupt Flip-Flops

All the IFF related things are:

| Accept NMI | IFF1 | IFF2 |  |
| :--- | :--- | :--- | :--- |
| CPU reset | 0 | 0 |  |
| DI | 0 | 0 |  |
| EI | 1 | 1 |  |
| Accept INT | 0 | 0 |  |
| Accept NMI | 0 | - |  |
| RETI/N | IFF2 | - | All the EDxx RETI/N instructions |
| LD A, I / LD A,R | - | - | Copies IFF2 into PV flag |

If you're working with a Z80 system without NMIs (like the MSX), you can forget all about the two separate IFFs; since an NMI isn't ever generated, the two will always be the same.

Some documentation says that when an NMI is accepted, IFF1 is first copied into IFF2 before IFF1 is cleared. If this is true, the state of IFF2 is lost after a nested NMI, which is undesirable. Have tested this in the following way: make sure the Z80 is in EI mode, generate an NMI. In the NMI routine, wait for another NMI before executing RETN. In the second NMI IFF2 was still set, so IFF1 is not copied to IFF2 when accepting an NMI.

Another interesting fact: I was trying to figure out whether the undocumented ED RET instructions were RETN or RETI. I tested this by putting the machine in EI mode, wait for an NMI and end with one of the ED RET instructions. Then execute a HALT instruction. If IFF1 was not restored, the machine would hang but this did not happen with any of the instructions, including the documented RETI!

Since every interrupt routine must end with EI followed by RETI officially, It does not matter that RETI copies IFF2 into IFF1; both are set anyway.

### 2.4.4 HALT Instruction

The HALT instruction halts the Z80; it does not increase the PC so that the instruction is re-executed until a maskable or non-maskable interrupt is accepted. Only then does the Z80 increase the PC again and continues with the next instruction. During the HALT state, the HALT line is set. The PC is increased before the interrupt routine is called.

### 2.4.5 Where interrupts are accepted

During the execution of instructions, interrupts won't be accepted. Only between instructions. This is also true for prefixed instructions.

Directly after an EI or DI instruction, interrupts aren't accepted. They're accepted again after the instruction after the EI (RET in the following example). So for example, look at this MSX2 routine that reads a scanline from the keyboard:

```
LD C, A
DI
IN A, ($OAA)
AND $OFO
ADD A, C
OUT ($OAA), A
EI
IN A, ($0A9)
RET
```

You can assume that there never is an interrupt after the EI, before the IN A, (\$0A9) - which would be a problem because the MSX interrupt routine reads the keyboard too.

Using this feature of EI, it is possible to check whether it is true that interrupts are never accepted during instructions:

```
    DI
    make sure interrupt is active
    EI
    insert instruction to test
InterruptRoutine:
    store PC where interrupt was accepted
    RET
```

And yes, for all instructions, including the prefixed ones, interrupts are never accepted during an instruction. Only after the tested instruction. Remember that block instructions simply re-execute themselves (by decreasing the PC with 2) so an interrupt is accepted after each iteration.

Another predictable test: at the "insert instruction to test" insert a large sequence of EI instructions. Of course, during the execution of the EI instructions, no interrupts are accepted.

But now for the interesting stuff. ED or CB make up instructions, so interrupts are accepted after them. But DD and FD are prefixes, which only slightly affects the next opcode. If you test a large sequence of DDs or FDs, the same happens as with the EI instruction: no interrupts are accepted during the execution of these sequences.

This makes sense if you think of DD and FD as a prefix that sets the "use IX instead of HL" or "use IY instead of HL" flag. If an interrupt was accepted after DD or FD, this flag information would be lost, and:

DD 210000 LD IX, 0
could be interpreted as a simple LD HL, 0 if the interrupt was after the last DD. Which never happens, so the implementation is correct. Although I haven't tested this, as I imagine the same holds for NMI interrupts.

Also see section ?? for details on handling interrupts on ZX Spectrum Next.

### 2.5 Timing and R register

### 2.5.1 $R$ register and memory refresh

During every first machine cycle (beginning of instruction or part of it - prefixes have their own M1 two), the memory refresh cycle is issued. The whole IR register is put on the address bus, and the $\overline{\mathrm{RFSH}}$ pin is lowered. It's unclear whether the Z 80 increases the R register before or after putting IR on the bus.

The $R$ register is increased at every first machine cycle (M1). Bit 7 of the register is never changed by this; only the lower 7 bits are included in the addition. So bit 7 stays the same, but it can be changed using the LD R,A instruction.

Instructions without a prefix increase $R$ by one. Instructions with an $E D, C B, D D, F D$ prefix, increase $R$ by two, and so do the DDCBxxxx and FDCBxxxx instructions (weird enough). Just a stray DD or FD increases the $R$ by one. LD A,R and LD R,A access the $R$ register after it is increased by the instruction itself.

Remember that block instructions simply decrement the PC with two, so the instructions are re-executed. So LDIR increases $R$ by $B C \times 2$ (note that in the case of $B C=0, R$ is increased by $\$ 10000 \times 2$, effectively 0 ).

Accepting a maskable or non-maskable interrupt increases the $R$ by one.
After a hardware reset, or after power on, the $R$ register is reset to 0 .
That should cover all there is to say about the $R$ register. It is often used in programs for a random value, which is good but of course not truly random.

### 2.6 Errors in Official Documentation

Some official Zilog documentation contains errors. Not every documentation has all of these mistakes, so your milage may vary, but these are just things to look out for.

- The flag affection summary table shows that LDI/LDIR/LDD/LDDR instructions leave the SF and ZF in an undefined state. This is not correct; the SF and ZF flags are unaffected.
- Similarly, the same table shows that CPI/CPIR/CPD/CPDR leave the SF and HF flags in an undefined state. Not true, they are affected as defined elsewhere in the documentation.
- Also, the table says about INI/OUTD/etc " $\mathrm{Z}=0$ if $\mathrm{B}<>0$ otherwise $\mathrm{Z}=0$ "; of course the latter should be $\mathrm{Z}=1$.
- The INI/INIR/IND/INDR/OUTI/OUTD/OTIR/OTDR instructions do affect the CF flag (some official documentation says they leave it unaffected, important!) and the NF flag isn't always set but may also be reset (see ?? for exact operation).
- When an NMI is accepted, the IFF1 isn't copied to IFF2. Only IFF1 is reset.
- In the 8 -bit Load Group, the last two bits of the second byte of the LD r, (IX +d ) opcode should be 10 and not 01 .
- In the 16 -bit Arithmetic Group, bit 6 of the second byte of the ADD IX, pp opcode should be 0 , not 1 .
- IN x , (C) resets the HF flag, it never sets it. Some documentation states it is set according to the result of the operation; this is impossible since no arithmetic is done in this instruction.

Note: In zilog's own z80cpu_um.pdf document, there are a lot of errors, some are very confusing, so I'll mention the ones I have found here:

- Page 21, figure 2 says "the Alternative Register Set contains 2 B' registers"; this should of course be $\mathrm{B}^{\prime}$ and $\mathrm{C}^{\prime}$.
- Page 26 , figure 16 shows very convincingly that "the least significant bit of the address to read for Interrupt Mode 2 is always 0". I have tested this and it is not correct, it can also be 1 , in my test case the bus contained $\$ \mathrm{FF}$ and the address that was read did not end in \$FE but was \$FF.


## Chapter 3

## ZX Spectrum Next

With modern I/O ports, increased CPU speeds, more memory, better graphics, hardware sprites and tiles, to mention just the most obvious, ZX Spectrum Next is an exciting platform for the retro programmer.

### 3.1 Ports

### 3.1.1 Mapped Spectrum Ports

| RW | Addr | Mask |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RW | \$103B | \%0001 | 0000 | 00111011 | Sets and reads the I2C SCL line |
| RW | \$113B | \%0001 | 0001 | 00111011 | Sets and reads the I2C SDA line |
| RW | \$123B | \%0001 | 0010 | 00111011 | Enables layer 2 and controls paging of layer 2 screen into lower memory (see ??) |
| RW | \$133B | \%0001 | 0011 | 00111011 | Sends byte to serial port. Read tells if data is available in RX buffer |
| RW | \$143B | \%0001 | 0100 | 00111011 | Reads data from serial port, write sets the baud rate |
| RW | \$153B | \%0001 | 0101 | 00111011 | Configuration of UART interfaces |
| -W | \$1FFD | \%0001 | ---- | --0- | Controls ROM paging and special paging options from the $+2 \mathrm{a} /+3$ (see ??) |
| RW | \$243B | \%0010 | 0100 | 00111011 | Selects active port for TBBlue/Next feature configuration |
| RW | \$253B | \%0010 | 0101 | 00111011 | Reads and/or writes the selected TBBlue control register |
| RW | \$303B | \%0011 | 0000 | 00111011 | Sets active sprite-attribute index and pattern-slot index, reads sprite status (see ??) |
| -W | \$7FFD | \%01- |  | - | Selects active RAM, ROM, and displayed screen (see ??) |
| -W | \$BFFD | \%10- |  | --0- | Writes to the selected register of the selected sound chip (see ??) |
| -W | \$DFFD | \%1101 | 1111 | 11111101 | Provides additional bank select bits for extended memory (see ??) |
| R- | \$FADF |  | - | - | Reads buttons on Kempston Mouse |
| R- | \$FBDF | \% | -0-1 | 0- | X coordinate of Kempston Mouse, 0-255 |
| R- | \$FFDF | \% | -1-1 | -0- | Y coordinate of Kempston Mouse, 0-192 |
| -W | \$FFFD | \%11-- |  | - --0- | Controls stereo channels and selects active sound chip and sound chip channel (see ??) |


| RW | Addr | Mask |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| RW | \$xx0B | \%---- | -- 00001011 | Controls Z8410 DMA chip via MB02 standard |
| R- | \$xx1F | \%---- | -- 00011111 | Reads movement of joysticks using Kempston interface |
| RW | \$xx37 |  | - ---- ---- | Kempston interface second joystick variant and controls joystick I/O |
| -W | \$xx57 | \% | - 01010111 | Uploads sprite positions, visibility, colour type and effect flags (see ??) |
| -W | \$xx5B | \%---- | -- 01011011 | Used to upload the pattern of the selected sprite (see ??) |
| RW | \$xx6B |  | - 01101011 | Controls zxnDMA chip |
| -W | \$xxDF |  | - --01 1111 | Output to SpecDrum DAC |
| RW | \$xxFE | \%xxxx | xxxx ---- ---0 | Reading with particular high bytes returns keyboard status (see ??), write changes border colour and base Spectrum audio settings (see ??) |
| RW | \$xxFF |  | -- ---- ---- | Controls Timex Sinclair video modes and colours in hi-res mode. Readable when Peripheral 3 Register $\$ 08$ bit 2 is set (see ??) |

### 3.1.2 Next/TBBlue Feature Control Registers

Specific features of the Next are controlled via these register numbers, accessed via TBBlue Register Select $\$ 243 B^{1}$ and TBBlue Register Access $\$ 253 B^{2}$, or via the NEXTREG instruction.

| RW | Port | Description |
| :--- | :--- | :--- |
| R- | $\$ 0$ | Identifies TBBlue board type. Should always be 10 on Next |
| R- | $\$ 1$ | Identifies core (FPGA image) version |
| RW | $\$ 2$ | Identifies type of last reset. Can be written to force reset |
| RW | $\$ 3$ | Identifies timing and machine type |
| -W | $\$ 4$ | In config mode, allows RAM to be mapped to ROM area |
| RW | $\$ 5$ | Sets joystick mode, video frequency and Scandoubler |
| RW | $\$ 6$ | Enables CPU Speed key, DivMMC, Multiface, Mouse and AY audio |
| RW | $\$ 7$ | Sets CPU Speed, reads actual speed |
| RW | $\$ 8$ | ABC/ACB Stereo, Internal Speaker, SpecDrum, Timex Video Modes, Turbo |
|  |  | Sound Next, RAM contention and (un)lock 128k paging (see ??) |
| RW | $\$ 9$ | Sets scanlines, AY mono output, sprite-id lockstep, resets DivMMC mapram and |
|  |  | disables HDMI audio (see ??) |
| RW | $\$ 0$ A | Mouse buttons and DPI config |
| R- | $\$ 0 \mathrm{E}$ | Identifies core (FPGA image) version (sub minor number) |
| RW | $\$ 10$ | Used within the Anti-brick system |
| RW | $\$ 11$ | Sets video output timing variant |
| RW | $\$ 12$ | Sets the bank number where Layer 2 video memory begins (see ??) |
| RW | $\$ 13$ | Sets the bank number where the Layer 2 shadow screen begins |
| RW | $\$ 14$ | Sets the transparent colour for Layer 2, ULA and LoRes pixel data |
| RW | $\$ 15$ | Enables/disables sprites and Lores Layer, and chooses priority of sprites and Layer |
|  |  | 2 (see ??) |
| RW | $\$ 16$ | Sets X pixel offset used for drawing Layer 2 graphics on the screen (see ??) |
| RW | $\$ 17$ | Sets Y offset used when drawing Layer 2 graphics on the screen (see ??) |
| RW | $\$ 18$ | Sets and reads clip-window for Layer 2 (see ??) |
| RW | $\$ 19$ | Sets and reads clip-window for Sprites (see ??) |
| RW | $\$ 1 \mathrm{~A}$ | Sets and reads clip-window for ULA/LoRes layer |
| RW | $\$ 1 B$ | Sets and reads clip-window for Tilemap (see ??) |
| RW | $\$ 1 \mathrm{C}$ | Controls (resets) the clip-window registers indices (see ??) |
| R- | $\$ 1 \mathrm{E}$ | Holds the MSB of the raster line currently being drawn |
| R- | $\$ 1 F$ | Holds the eight LSBs of the raster line currently being drawn |

[^6]| RW | Port | Description |
| :--- | :--- | :--- |
| RW | $\$ 22$ | Controls the timing of raster interrupts and the ULA frame interrupt |
| RW | $\$ 23$ | Holds the eight LSBs of the line on which a raster interrupt should occur |
| RW | $\$ 26$ | Pixel X offset (0-255) to use when drawing ULA Layer |
| RW | $\$ 27$ | Pixel Y offset (0-191) to use when drawing ULA Layer |
| RW | $\$ 28$ | PS/2 Keymap address MSB, read (pending) first byte of palette colour |
| -W | $\$ 29$ | PS/2 Keymap address LSB |
| -W | $\$ 2$ A | High data to PS/2 Keymap (MSB of data in bit 0) |
| -W | $\$ 2 B$ | Low eight LSBs of PS/2 Keymap data |
| RW | $\$ 2$ C | DAC B mirror, read current I2S left MSB |
| RW | $\$ 2 D$ | SpecDrum port 0xDF / DAC A+D mirror, read current I2S LSB |
| RW | $\$ 2$ E | DAC C mirror, read current I2S right MSB |
| RW | $\$ 2 F$ | Sets the pixel offset (two high bits) used for drawing Tilemap graphics on the |
|  |  | screen (see ??) |


| RW | Port | Description |
| :---: | :---: | :---: |
| RW | \$4A | 8-bit colour to be used when all layers contain transparent pixel (see ??) |
| RW | \$4B | Index of transparent colour in sprite palette (see ??) |
| RW | \$4C | Index of transparent colour in Tilemap palette (see ??) |
| RW | \$50 | Selects the 8k-bank stored in 8 k -slot 0 (see ??) |
| RW | \$51 | Selects the 8k-bank stored in 8k-slot 1 (see ??) |
| RW | \$52 | Selects the 8 k -bank stored in 8 k -slot 2 (see ??) |
| RW | \$53 | Selects the 8k-bank stored in 8 k -slot 3 (see ??) |
| RW | \$54 | Selects the 8k-bank stored in 8 k -slot 4 (see ??) |
| RW | \$55 | Selects the 8k-bank stored in 8 k -slot 5 (see ??) |
| RW | \$56 | Selects the 8 k -bank stored in 8 k -slot 6 (see ??) |
| RW | \$57 | Selects the 8k-bank stored in 8 k -slot 7 (see ??) |
| -W | \$60 | Used to upload code to the Copper |
| RW | \$61 | Holds low byte of Copper control bits |
| RW | \$62 | Holds high byte of Copper control flags |
| -W | \$63 | Used to upload code to the Copper |
| RW | \$64 | Offset numbering of raster lines in copper/interrupt/active register |
| RW | \$68 | Disable ULA, controls ULA mixing/blending, enable ULA+ (see ??) |
| RW | \$69 | Layer2, ULA shadow, Timex \$FF port |
| RW | \$6A | LoRes Radastan mode |
| RW | \$6B | Controls Tilemap mode (see ??) |
| RW | \$6C | Default tile attribute for 8-bit only maps (see ??) |
| RW | \$6E | Base address of the $40 \times 32$ or $80 \times 32$ tile map (see ??) |
| RW | \$6F | Base address of the tiles' graphics (see ??) |
| RW | \$70 | Layer 2 resolution, palette offset (see ??) |
| RW | \$71 | Sets pixel offset for drawing Layer 2 graphics on the screen (see ??) |
| -W | \$75 | Same as Attribute 0 Register \$35 plus increments \$34 (see ??) |
| -W | \$76 | Same as Attribute 1 Register \$36 plus increments \$34 (see ??) |
| -W | \$77 | Same as Attribute 2 Register \$37 plus increments \$34 (see ??) |
| -W | \$78 | Same as Attribute 3 Register \$38 plus increments \$34 (see ??) |
| -W | \$79 | Same as Attribute 4 Register \$39 plus increments \$34 (see ??) |


| RW | Port | Description |
| :--- | :--- | :--- |
| RW | $\$ 7 F$ | 8-bit storage for user |
| RW | $\$ 80$ | Expansion bus enable/config |
| RW | $\$ 81$ | Expansion bus controls |
| RW | $\$ 82$ | Enabling internal ports decoding bits 0-7 register |
| RW | $\$ 83$ | Enabling internal ports decoding bits 8-15 register |
| RW | $\$ 84$ | Enabling internal ports decoding bits 16-23 register |
| RW | $\$ 85$ | Enabling internal ports decoding bits 24-31 register |
| RW | $\$ 86$ | When expansion bus is enabled: internal ports decoding mask bits 0-7 |
| RW | $\$ 87$ | When expansion bus is enabled: internal ports decoding mask bits 8-15 |
| RW | $\$ 88$ | When expansion bus is enabled: internal ports decoding mask bits 16-23 |
| RW | $\$ 89$ | When expansion bus is enabled: internal ports decoding mask bits 24-31 |
| RW | $\$ 8$ A | Monitoring internal I/O or adding external keyboard |
| RW | $\$ 8$ C | Enable alternate ROM or lock 48k ROM |
| RW | $\$ 8 E$ | Control classic Spectrum memory mapping |
| RW | $\$ 90-93$ | Enables GPIO pins output |
| RW | $\$ 98-9 B$ | GPIO pins mapped to Next Register |
| RW | $\$$ A0 | Enable Pi peripherals: UART, Pi hats, I2C, SPI |
| RW | $\$$ A2 | Pi I2S controls |
| RW | $\$$ A3 | Pi I2S clock divide in master mode |
| RW | $\$$ A8 | ESP WiFi GPIO output |
| RW | $\$$ A9 | ESP WiFi GPIO read/write |
| R- | $\$$ B0 | Read Next keyboard compound keys separately (see ??) |
| R- | $\$$ B1 | Read Next keyboard compound keys separately (see ??) |
| RW | $\$$ B2 | DivMMC trap configuration |
| RW | $\$$ B4 | DivMMC trap configuration |
| WW | $\$ F F$ | Turns debug LEDs on and off on TBBlue implementations that have them |

### 3.1.3 Accessing Registers

## Writing to Spectrum Ports

When writing to one of the lower 256 ports, OUT ( n ), A instruction is used. For example to write the value of 43 to peripheral device mapped to port $\$ 15$ :

```
LD A, 43 ; we want to write 43
OUT ($15), A ; writes value of A to port $15
```

To write using full 16-bit address, OUT (C) ,r instruction is used instead. Example of writing a byte to serial port using UART TX \$133B:

```
LD A, 42 ; we want to write 42
LD BC, $133B ; we want to write to port $133B
OUT (C), A
```

The difference between the two speed-wise is tangible: first example requires only 18 t -states $(7+11)$ while second $29(7+10+12)$.

## Reading from Spectrum Ports

Reading also uses the same approach as on original Spectrums - for the lower 256 ports IN $\mathrm{A},(\mathrm{n})$ is used. For example reading a byte from port $\$ 15$ :

```
LD A, 0 ; perhaps not strictly required, but good idea
IN A, ($15) ; read byte from port $15 to A
```

Note how the accumulator A is cleared before accessing the port. With IN A, ( n ), the 16 -bit address is composed from A forming high byte and n low byte.

Let's see how we can use this for reading from 16-bit ports - we have two options: we can either use IN A, (n) or IN r, (C). Example of both, reading a byte from serial port:

```
LD BC, $143B ; read $143B port
IN A, (C) ; read byte to A
```

```
LD A, $14 ; high byte
2 IN A, ($3B) ; read byte to A
```

Both have the same result. The difference speed-wise is 22 t -states $(10+12)$ vs $18(7+11)$. Not by a lot, but it may add up if used frequently. However, the intent of the first code is clearer as the port address is provided in full instead of being split between two instructions.

This example nicely demonstrates a common dilemma when programming: frequently we can have readable but not as optimal code, or vice versa. But I also thought this was worth pointing out to avoid possible confusion in case you will encounter different ways in someone else's code.

## Writing to Next registers

Writing values to Next/TBBlue registers occurs through TBBlue Register Select \$243B and TBBlue Register Access $\$ 253$ B ports. It's composed from 2 steps: first we select the register via write to port $\$ 243 B$, then write the value through port $\$ 253 B$. For example writing value of 5 to port \$16:

```
LD A, $16 ; register $16
LD BC, $243B ; port $243B
OUT (C), A
LD A, 5 ; write 5
LD BC, $253B ; to port $254B
OUT (C), A
```

```
LD A, $16 ; register $16
LD BC, $243B ; port $243B
OUT (C), A
LD A, 5 ; write 5
INC B ; to port $253B
OUT (C), A
```

Quite involving, isn't it? Speed-wise, first example requires 58 t-states $((7+10+12) \times 2)$ and second 6 t-states less: $52((7+10+12)+(7+4+12))$.

The second code relies on the fact that the only difference between two port addresses is the high byte ( $\$ 24$ vs $\$ 25$ ). So given we already assigned $\$ 243 B$ to $B C$, we can simply increment B to get \$253B. Again, the intent of the first example is clearer. And again, I thought it was worth pointing out in case you will encounter both approaches and wonder...

However, we can do better. Much better, in fact, using Next NEXTREG instruction, which allows direct writes to given registers. So above examples could simply be changed to either:

```
LD A, 5 ; write 5
NEXTREG $16, 5 ; write 5 to reg $16
```

NEXTREG \$16, A ; to reg \$16

The first example requires 24 t-states $(7+17)$ while second 20 . So less than half of that of traditional approach. In fact, using NEXTREG is the preferred method of writing to Next registers!

## Reading from Next Registers

Reading values from Next/TBBlue registers also occurs through \$243B and \$253B ports. Similar to write, read is also composed from 2 steps: first select the register with port $\$ 243 B$, then read the value from port $\$ 253 B$. For example reading a byte from port $\$ \mathrm{BO}$ :

```
LD A, $16 ; register $16
LD BC, $243B ; port $243B
OUT (C), A ; set port
LD BC, $253B ; port $253B
IN A, (C) ; read to A
```

```
LD A, $16 ; register $16
LD BC, $243B ; port $243B
OUT (C), A ; set port
INC B ; port $253B
IN A, (C) ; read to A
```

The difference is small: 51 t -states $((7+10+12)+(10+12))$ vs $45((7+10+12)+(4+12))$.
Unfortunately, we don't have faster means of reading Next registers directly as we do for writing; there is no NEXTREG alternative for reads.

### 3.2 Memory Map and Paging

ZX Spectrum Next comes with 1024K (expanded version with 2048K) of memory. But it can't see it all at once.

### 3.2.1 Banks and Slots

Due to its 16 -bit address bus, Next can only address $2^{16}=65.536$ bytes or 64 K of memory at a time. To get access to all available memory, it's divided into smaller chunks called "banks".

Next supports two interchangeable memory management models. One is inherited from the original Spectrum 128K, $+2,+3$ series and Pentagon clones and uses 16 K banks. The other is unique to Next and uses 8 K banks. Hence, addressable 64 K is also divided into 16 K or 8 K "slots" into which banks are swapped in and out ${ }^{3}$.

Banks are selected by their number - first bank is 0 , second 1 and so on. If you ever worked with arrays, banks and their numbers work the same as array data and indexes. Both 16 K and 8 K banks start with number 0 at the same address. So if 16 K bank $n$ is selected, then the two corresponding 8 K bank numbers would be $n \times 2$ and $n \times 2+1$.

After startup, addressable 64 K space is mapped like this:

| Address | Slots |  | Banks |  | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{1 6 K}$ | $\mathbf{8 K}$ | $\mathbf{1 6 K}$ | $\mathbf{8 K}$ |  |
| \$0000-\$1FFF | 0 | 0 | ROM | ROM | ROM, R/W redirect by L2, IRQ, NMI |
| \$2000-\$3FF |  | 1 |  | ROM | ROM, R/W redirect by Layer 2 |
| \$4000-\$5FFF | 1 | 2 | 5 | 10 | Normal/shadow ULA screen, Tilemap |
| \$6000-\$7FFF |  | 3 |  | 11 | ULA extended attribute/graphics, Tilemap |
| \$8000-\$9FFF | 2 | 4 | 2 | 4 | Free RAM |
| \$A000-\$BFFF |  | 5 |  | 5 | Free RAM |
| \$C000-\$DFFF | 3 | 6 | 0 | 0 | Free RAM |
| \$E000-\$FFFF |  | 7 |  | 1 | Free RAM |

### 3.2.2 Default Bank Traits

First few addressable banks have certain uses and traits:

| Banks |  | Description |
| :---: | :---: | :---: |
|  | 8K |  |
| 0 | 0-1 | Standard RAM, maybe used by EsxDOS. Initially mapped to \$C000-\$FFFF |
| 1 | 2-3 | Standard RAM, contended on 128, may be used by EsxDOS, RAM disk on NextZXOS |

[^7]| Banks |  | Description |
| :---: | :---: | :---: |
| 16K | 8K |  |
| 2 | 4-5 | Standard RAM. Initially mapped to \$8000-\$BFFF |
| 3 | 6-7 | Standard RAM, contended on 128, may be used by EsxDOS, RAM disk on NextZXOS |
| 4 | 8-9 | Standard RAM, contended on $+2 /+3$, RAM disk on NextZXOS |
| 5 | 10-11 | ULA Screen, contended except on Pentagon, cannot be used by NextBASIC commands. Initially mapped to $\$ 4000-\$ 7 F F F$ |
| 6 | 12-13 | Standard RAM, contended on $+2 /+3$, RAM disk on NextZXOS |
| 7 | 14-15 | ULA Shadow Screen, contended except on Pentagon, NextZXOS Workspace, cannot be used by NextBASIC commands |
| 8 | 16-17 | Next RAM, Default Layer 2, NextZXOS screen and extra data, cannot be used by NextBASIC commands |
| 9-10 | 18-21 | Next RAM, Rest of default Layer 2 |
| 11-13 | 22-27 | Next RAM, Default Layer 2 Shadow Screen |

### 3.2.3 Memory Map

As hinted before, not all available memory is addressable by programs. The first 256 K is always reserved for ROMs and firmware. Hence bank 0 starts at absolute address \$40000:

|  |  | 16 K bank | 8K bank | Size | Absolute Address | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | - | - | 64K | \$000000-\$00FFFF | ZX Spectrum ROM |
|  |  | - | - | 16K | \$010000-\$013FFF | EsxDOS ROM |
|  |  | - | - | 16K | \$014000-\$017FFF | Multiface ROM |
|  |  | - | - | 16K | \$018000-\$01BFFF | Multiface Extra ROM |
|  |  | - | - | 16K | \$01C000-\$01FFFF | Multiface RAM |
|  |  | - | - | 128K | \$020000-\$03FFFF | DivMMC RAM |
|  |  | 0-7 | 0-15 | 128K | \$040000-\$05FFFF | Standard 128K RAM |
|  |  | 8-15 | 16-31 | 128K | \$060000-\$07FFFF | Extra RAM |
|  |  | 16-47 | 32-95 | 512K | \$080000-\$0FFFFF | 1st Extra IC RAM |
|  |  | 48-79 | 96-159 | 512K | \$080000-\$0FFFFF | 1st Extra IC RAM |
|  |  | 80-111 | 160-223 | 512K | \$080000-\$0FFFFF | 2st Extra IC RAM |

So when swapping in, for example:

- 16 K bank 20 to slot 3 and writing 10 bytes to memory $\$$ C000 (start of 16 K slot 3 ), we're effectively writing to absolute memory $\$ 90000-\$ 90009(\$ 40000+20 \times 16384)$
- 8 K bank 30 to slot 5 and writing 10 bytes to memory $\$$ A000 (start of 8 K slot 5 ), we're effectively writing to absolute memory $\$ 7 C 000-\$ 7 C 009(\$ 40000+30 \times 8192)$


### 3.2.4 Legacy Paging Modes

As mentioned, Next inherits the memory management models from the Spectrum $128 \mathrm{~K} /+2 /+3$ models and Pentagon clones. It's unlikely you will use these modes for Next programs, as Next own model is much simpler to use. They are still briefly described here though in case you will encounter them in older programs. All legacy models use 16 K slots and banks.

## 128K Mode

| Slot | 0 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: |
| Start | \$0000 | \$4000 | \$8000 | \$C000 |
| End | \$3FFF | \$7FFF | \$BFFF | \$FFFF |
| $\uparrow$ROM- |  |  |  |  |
|  |  |  |  |  |
| ROM 0-1 |  |  |  | BANK $0-7$ on 128 K <br> BANK 0-127 on Next |

Allows selecting:

- 16 K ROM to be visible in the bottom 16 K slot (0) from 2 possible banks
- 16K RAM to be visible in the top 16 K slot (3) from 8 possible banks (128 banks on Next)

Registers involved:

- Memory Paging Control $\$ 7$ FFD bit 4 selects ROM bank for slot 0
- Memory Paging Control \$7FFD bits 2-0 select one of 8 RAM banks for slot 3
- Next Memory Bank Select \$DFFD bits 3-0 are added as MSB to 2-0 from \$7FFD to form 128 banks for slot 3 (Next specific)

If you are using the standard interrupt handler or OS routines, then any time you write to Memory Paging Control \$7FFD you should also store the value at \$5B5C.

```
+3 Normal Mode
```



Allows selecting:

- 16 K ROM to be visible in the bottom 16 K slot (0) from 4 possible banks
- 16K RAM to be visible in the top 16 K slot (3) from 8 possible banks (128 banks on Next)

Registers involved:

- Plus 3 Memory Paging Control $\$ 1$ FFD bit 2 as LSB for selecting ROM bank for slot 0
- Memory Paging Control \$7FFD bit 4 forms MSB for selecting ROM bank for slot 0
- Memory Paging Control \$7FFD bits 2-0 select one of 8 RAM banks for slot 3
- Next Memory Bank Select \$DFFD bits 3-0 are added as MSB to 2-0 from \$7FFD to form 128 banks for slot 3 (Next specific)

If you are using the standard interrupt handler or OS routines, then any time you write to Plus 3 Memory Paging Control \$1FFD you should also store the same value at \$5B67 and every time your write to Memory Paging Control \$7FFD you should also store the value at \$5B5C.
+3 All-RAM Mode

| Slot | 0 | 1 | 2 | 3 |
| :--- | :---: | :---: | :---: | :---: |
| Start | $\$ 0000$ | $\$ 4000$ | $\$ 8000$ | $\$$ C000 |
| End | $\$ 3 F F F$ | $\$ 7 F F F$ | $\$$ BFFF | $\$ F F F F$ |
| $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
| $00=$ | BANK 0 | BANK 1 | BANK 2 | BANK 3 |
| $01=$ | BANK 4 | BANK 5 | BANK 6 | BANK 7 |
| $10=$ | BANK 4 | BANK 5 | BANK 6 | BANK 3 |
| $11=$ | BANK 4 | BANK 7 | BANK 6 | BANK 3 |
| $\downarrow$ |  |  |  |  |
| $\downarrow$ Lo bit = bit 1 from \$1DDF |  |  |  |  |
| Hi bit = bit 2 from \$1DDF |  |  |  |  |

Also called "Special Mode" or "CP/M Mode". Allows selecting all 4 slots from limited selection of banks as shown in the table above.

Registers involved:

- Plus 3 Memory Paging Control \$1FFD bit 0 enables All-RAM (if 1) or normal mode (0)
- Plus 3 Memory Paging Control \$1FFD bits 2-1 select memory configuration

If you are using the standard interrupt handler or OS routines, then any time you write to Plus 3 Memory Paging Control \$1FFD you should also store the same value at \$5B67.

## Pentagon 512K/1024K Mode

Next also supports paging implementation from Pentagon spectrums. It's unlikely you will ever use it on Next, so just mentioning for completness sake. You can find more information on Next Dev Wiki ${ }^{4}$ or internet if interested.

[^8]
### 3.2.5 Next MMU Paging Mode

Next MMU based paging mode is much more flexible in that it allows mapping 8 K banks into any 8 K slot of memory available to the CPU. It's also the simplest to use - a single instruction assigning bank number to desired MMU slot register.

In this mode, 64 K memory accessible to the CPU is divided into 8 slots called MMU0 through MMU7, as shown in the diagram below. Physical memory is thus divided into 96 (or 224 on expanded Next) 8K banks. This is the only mode that allows paging in all memory from 2048K extended Next.

| 16K Slot | 0 |  | 1 |  | 2 |  | 3 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8K Slot | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| Start | $\$ 0000$ | $\$ 2000$ | $\$ 4000$ | $\$ 6000$ | $\$ 8000$ | $\$ A 000$ | $\$ C 000$ | $\$ E 000$ |
| End | $\$ 1 F F F$ | $\$ 3 F F F$ | $\$ 5 F F F$ | $\$ 7 F F F$ | $\$ 9 F F F$ | $\$ B F F F$ | $\$ D F F F$ | $\$ F F F F$ |
| $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ | $\uparrow$ |
|  | BANK | BANK | BANK | BANK | BANK | BANK | BANK | BANK |
|  | $0-255$ | $0-255$ | $0-255$ | $0-255$ | $0-255$ | $0-255$ | $0-255$ | $0-255$ |

Bank selection is set via Next registers:

- Memory Management Slot 0 bank $\$ 50$
- Memory Management Slot 1 bank $\$ 51$
- Memory Management Slot 2 bank $\$ 52$
- Memory Management Slot 3 bank $\$ 53$
- Memory Management Slot 4 bank $\$ 54$
- Memory Management Slot 5 bank $\$ 55$
- Memory Management Slot 6 bank $\$ 56$
- Memory Management Slot 7 bank $\$ 57$

While not absolutely required, it's good practice to store original slot values and then restore before exiting program or returning from subroutines.

Example of writing 10 bytes ( 00010203040506070809 ) to 8 K bank 30 swapped in to slot 5 . As mentioned before, this will effectively write to absolute memory $\$ 7 \mathrm{C000}$ - $\$ 7 \mathrm{C009}$ :

NEXTREG $\$ 55,30$; swap bank 30 to slot 5

LD DE, \$A000 ; slot 5 starts at \$A000
LD A, 0 ; starting data to write
LD B, 10 ; number of bytes to write
next:
LD (DE) , A ; write next byte
INC A ; increment source byte
INC DE ; increment destination location
DJNZ next

Note: Memory Management Slot 0 bank $\$ 50$ and Memory Management Slot 1 bank $\$ 51$ have extra "functionality": ROM can be automatically paged in if otherwise nonexistent 8K page $\$ \mathrm{FF}$ is set. Low or high 8 K ROM bank is automatically determined based on which 8 K slot is used. This may be useful if temporarily paging RAM into the bottom 16 K region and then wanting to restore back to ROM.

### 3.2.6 Interaction Between Paging Modes

As mentioned, legacy and Next paging modes are interchangeable. Changing banks in one will be reflected in the other. The most recent change always has priority. Again, keep in mind that legacy modes use 16 K banks, therefore single bank change will affect 28 K banks.

## Paging Out ROM

ROM is usually mapped to the bottom 16 K slot, addresses $\$ 0000-\$ 3 F F F$. This area can only be remapped using +3 All-RAM or Next MMU-based mode. Beware though that some programs may expect to find ROM routines at fixed addresses between $\$ 0000$ and $\$ 3 F F F$. And if default interrupt mode (IM 1) is set, Z80 will jump PC to $\$ 0038$ expecting to find interrupt handler there.

## ULA

ULA always reads content from 16 K bank 5 . This is mapped to 16 K slot 1 by default, addresses $\$ 4000-\$ 7$ FFF. ULA will always use bank 5 , regardless of which bank is mapped to slot 1 , or which slot bank 5 is mapped to (or if it is mapped into any slot at all).

You can redirect ULA to read from 16 K bank 7 instead (the "shadow" screen), using bit 3 of Memory Paging Control \$7FFD. However, you still need to map bank 7 into one of the slots if you want to read or write to it (that's 8 K banks 14 and 15 if using MMU for paging). Read more in ULA chapter, section ??.

## Layer 2 Paging

The bottom 16 K slot can be set for write-only access for Layer 2. This can be handy as this slot is typically mapped to ROM and thus useless to write to. There are also other Layer 2 related combinations available, read more in Layer 2 chapter, section ??

### 3.2.7 Paging Mode Registers

## +3 Memory Paging Control \$1FFD

Bit Effect
7-3 Unused, use 0
2 In normal mode high bit of ROM selection. With low bit from bit 4 of \$7FFD:
00 ROM0 $=128 \mathrm{~K}$ editor and menu system
01 ROM1 $=128 \mathrm{~K}$ syntax checker
10 ROM2 $=+3$ DOS
11 ROM3 $=48 \mathrm{~K}$ BASIC
In special mode: high bit of memory configuration number
1 In special mode: low bit of memory configuration number
0 Paging mode: $0=$ normal, $1=$ special

## Memory Paging Control \$7FFD

Bit Effect
7-6 Extra two bits for 16K RAM bank if in Pentagon 512K/1024K mode (see Next Memory Bank Select \$DFFD)
51 locks pages; cannot be unlocked until next reset on regular ZX128)
$4128 \mathrm{~K}:$ ROM select ( $0=128 \mathrm{~K}$ editor, $1=48 \mathrm{~K}$ BASIC) $+2 /+3$ : low bit of ROM select (see $+\mathbf{3}$ Memory Paging Control \$1FFD above)
3 ULA layer shadow screen toggle $(0=\operatorname{bank} 5,1=$ bank 7$)$
2-0 Bank number for slot 4 (\$000)

Next Memory Bank Select \$DFFD

| Bit | Effect |
| :---: | :--- |
| 7 | 1 to set Pentagon 512K/1024K mode |
| 3-0 | Most significant bits of the 16K RAM bank selected in Memory Paging Control \$7FFD |

Memory Management Slot 0-7 \$50-\$57
Bit Effect
7-0 Selects 8K bank stored in corresponding 8K slot

## Memory Mapping Register \$8E

Bit Effect
7 Access to bit 0 of Next Memory Bank Select \$DFFD
6-4 Access to bits 2-0 of Memory Paging Control \$7FFD
3 Read will always return 1
Write 1 to change RAM bank, 0 for no change to MMU6,7, \$7FFD and \$DFFD
20 for normal paging mode, 1 for special all-RAM mode
1 Access to bit 2 of $\mathbf{+ 3}$ Memory Paging Control \$1FFD
0 If bit $2=0$ (normal mode): bit 4 of Memory Paging Control \$7FFD
If bit $2=1$ (special mode): bit 1 of $+\mathbf{3}$ Memory Paging Control \$1FFD
Acts as a shortcut for reading and writing $+\mathbf{3}$ Memory Paging Control \$1FFD, Memory Paging Control \$7FFD and Next Memory Bank Select \$DFFD all at once. Mainly to simplify classic Spectrum memory mapping. Though, as mentioned, Next specific programs should prefer MMU based memory mapping.

### 3.3 Palette

Next greatly enhances ZX Spectrum video capabilities by offering several new ways to draw graphics on a screen. We'll see how to program each in later chapters, but let's check common behaviour first - colour management.

### 3.3.1 Palette Selection

To draw a pixel on a screen, we need to set its colour as data in memory. There are different approaches to how this data is defined. Next shares implementation to other 8-bit computers of the era - all possible colours are stored together in a palette, as an array of RGB values, and each pixel is simply an index into this array. This approach requires less memory and allows creating efficient effects such as fade to/from black, transitions from day to night, water animations etc.

Contrary to most computers of the era that only had predefined palettes, Next allows changing all colours. Furthermore, each layer has not one but two palettes, each of which can be changed independently. Of course, only one of two can be active at any given time for each mode. The other can be initialized with alternate colours and can be quickly activated to achieve colour animation effects. Active palette is set with Enhanced ULA Control Register $\$ 43$ for ULA, Layer 2 and Sprites and Tilemap Control Register \$6B for Tilemap.

### 3.3.2 Palette Editing

Data for each pixel for most layers and modes is 1 byte long, meaning each palette can have up to 256 colours.

All palettes are initialized with default colours, so they are usable out of the box. But it's also possible to change individual colours. Regardless of the palette, the procedure to read or write colours is:

1. Enhanced ULA Control Register $\$ 43$ selects palette which colours you want to edit
2. Palette Index Register $\$ 40$ selects colour index that will be read or written
3. Palette Value Register $\$ 41$ or Enhanced ULA Palette Extension $\$ 44$ reads or writes data for selected colour

When writing colours, we can chose to automatically increment colour indexes after each write. Bit 7 of Enhanced ULA Control Register $\$ 43$ is used for that purpose. This works the same for both write registers ( $\$ 41$ and $\$ 44$ ). Colour RGB values can either be 8 -bit RRRGGGBB, or 9 -bit RRRGGGBBB values. Use Palette Value Register $\$ 41$ for 8 -bit and Enhanced ULA Palette Extension $\$ 44$ for 9-bit.

Note: Enhanced ULA Control Register $\$ 43$ has two roles when working with palettes - it selects the active palette for display (out of two available - only for ULA, Layer 2 and Sprites) and selects palette for editing (for all layers, including Tilemap). Therefore care needs to be taken when updating colour entries to avoid accidentally changing the active palette for display
at the same time. Depending on our program, we may first need to read the value and then only change bits affecting the palette for editing to ensure the rest of the data remains unaffected.

### 3.3.3 8 Bit Colours

8-bit colours are stored as RRRGGGBB values with 3 bits per red and green and 2 bits per blue component. Each colour is therefore stored as a single byte. Palette Value Register $\$ 41$ is used to read or write the value.

Here's a reusable subroutine for copying B number of colours stored as a contiguous block in memory addressed by HL register, starting at the currently selected colour index:

```
Copy8BitPalette:
    LD A, (HL) ; Load RRRGGGBB into A
    INC HL ; Increment to next colour entry
    NEXTREG $41, A ; Send colour data to Next HW
    DJNZ Copy8BitPalette ; Repeat until B=0
```

To use the subroutine, we'd do something like:

```
NEXTREG $43, %00010000 ; Auto increment, L2 first palette for read/write
NEXTREG $40, 0 ; Start copying into index 0
LD HL, palette ; Address to copy RRRGGGBB values from
LD B, 255 ; Copy 255 colours
CALL Copy8BitPalette
```


### 3.3.4 9 Bit Colours

With 9 bits per colour, each RGB component uses full 3 bits, thus greatly increasing the available colour gamut. However, each colour needs 2 bytes in memory instead of 1 . To read or write we use Enhanced ULA Palette Extension $\$ 44$ register instead of $\$ 41$. It works similarly to $\$ 41$ except that each colour requires two writes: first one stores RRRGGGBB part and second least significant bit of blue component. Subroutine for copying 9 -bit colours:

```
Copy9BitPalette:
    LD A, (HL) ; Load RRRGGGBB into A
    INC HL ; Increment to next byte
    NEXTREG $44, A ; Send colour data to Next HW
    LD A, (HL) ; Load LSB of B into A
    INC HL ; Increment to next colour entry
    NEXTREG $44, A ; Send colour data to Next HW and increment index
    DJNZ Copy9BitPalette ; Repeat until B=0
```

Note: subroutine requires that colours are stored in 2 bytes with first containing RRRGGGBB part and second least significant bit of blue. Which is how typically drawing programs store a 9 -bit palette anyways. The calling subroutine is exactly the same as for the 8 -bit colours above.

### 3.3.5 Palette Registers

Palette Index Register \$40
Bit Effect
7-0 Reads or writes palette colour index to be manipulated
Writing an index 0-255 associates it with colour set through Palette Value Register \$41 or Enhanced ULA Palette Extension $\$ 44$ of currently selected pallette in Enhanced ULA Control Register \$43. Write also resets value of Enhanced ULA Palette Extension \$44 so next write will occur for first colour of the palette.

While Tilemap, Layer 2 and Sprites palettes use all 256 distinct colours (with some caveats, as described in specific chapters), ULA modes work like this:

## Classic ULA

| Index | Colours |
| :---: | :--- |
| $0-7$ | Ink |
| $8-15$ | Bright ink |
| $16-23$ | Paper |
| $24-31$ | Bright paper |

Border is taken from paper colours.
ULA+
Index Colours
0-64 Ink
Paper and border are taken from Transparency Colour Fallback Register \$4A.
ULANext normal mode
Index Colours
0-127 Ink (only a subset)
128-255 Paper (only a subset)
Border is taken from paper colours. The number of active indices depends on the number of attribute bits assigned to ink and paper out of the attribute byte by Enhanced ULA
Ink Colour Mask \$42.

## ULANext full-ink mode

$\begin{array}{ll}\text { Index } & \text { Colours } \\ 0-255 & \text { Ink }\end{array}$
Paper and border are taken from Transparency Colour Fallback Register \$4A.

## Palette Value Register $\$ 41$

| Bit | Effect |
| :---: | :--- |
| $7-0$ | Reads or writes 8-bit colour data |

Format is:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{2}$ | $R_{1}$ | $R_{0}$ | $G_{2}$ | $G_{1}$ | $G_{0}$ | $B_{2}$ | $B_{1}$ |
| Red |  |  | Green |  |  | Blue |  |

Least significant bit of blue is set to OR between $B_{2}$ and $B_{1}$.
Writing the value will automatically increment index in Palette Index Register \$40, if autoincrement is enabled in Enhanced ULA Control Register \$43. Read doesn't auto-increment index.

## Enhanced ULA Ink Colour Mask \$42

## Bit Effect

7-0 The number for last ink colour entry in the palette. Only used when ULANext mode is enabled (see Enhanced ULA Control Register \$43). Only the following values are allowed, harware behavior is unpredictable for other values:
1 Ink and paper only use 1 colour each on indices 0 and 128 respectively
3 Ink and paper use 4 colours each, on indices 0-3 and 128-131
7 Ink and paper use 8 colours each, on indices 0-7 and 128-135
15 Ink and paper use 16 colours each, on indices 0-15 and 128-143
31 Ink and paper use 32 colours each, on indices 0-31 and 128-159
63 Ink and paper use 64 colours each, on indices 0-63 and 128-191
127 Ink and paper use 128 colours each, on indices 0-127 and 128-255
255 Enables full-ink colour mode where all indices are ink. In this mode paper and border are taken from Transparency Colour Fallback Register \$4A
Default value is 7 for core 3.0 and later, 15 for older cores.

## Enhanced ULA Control Register \$43

Bit Effect
71 to disable palette index auto-increment, 0 to enable
6-4 Selects palette for read or write

$$
000 \text { ULA first palette }
$$

100 ULA second palette
001 Layer 2 first palette
101 Layer 2 second palette
010 Sprites first palette
110 Sprites second palette
011 Tilemap first palette
111 Tilemap second palette
3 Selects active Sprites palette ( $0=$ first palette, $1=$ second palette)
2 Selects active Layer 2 palette ( $0=$ first palette, $1=$ second palette)
1 Selects active ULA palette ( $0=$ first palette, $1=$ second palette)
0 Enables ULANext mode if 1 ( 0 after reset)
Write will also reset the index of Enhanced ULA Palette Extension $\$ 44$ so next write there will be considered as first byte of first colour.

## Enhanced ULA Palette Extension \$44

Bit Effect
7-0 Reads or writes 9-bit colour definition
Two consequtive writes are needed:

First write:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{2}$ | $R_{1}$ | $R_{0}$ | $G_{2}$ | $G_{1}$ | $G_{0}$ | $B_{2}$ | $B_{1}$ |
| Red |  |  | Green |  |  | Blue |  |

Second write:

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $P_{r}$ | - |  |  |  |  |  |  |
| $L 2$ | Reserved, set to 0 |  |  |  |  | B |  |

Bit 7 of the second write must be 0 except for Layer 2 palettes where it specifies colour priority. If set to 1 , then the colour will always be on top, above all other layers, regardless of priority set with Sprite and Layers System Register $\$ 15$. So if you need exactly the same colour with priority and non-priority, you will need to set the same data twice, to different indexes, once with priority bit 1 and then with 0 .

After second write palette colour index in Palette Index Register $\$ 40$ is automatically increment, if auto-increment is enabled in Enhanced ULA Control Register $\$ 43$.

Note: reading will always return the second byte of the colour (least significant bit of blue) and will not auto-increment index. You can read RRRGGGBB part with Palette Value Register \$41.

## Transparency Colour Fallback Register \$4A

Bit Effect
7-0 8-bit colour to be used when all layers contain transparent pixel. Format is RRRGGGBB This colour is also used for paper and border when ULANext full-ink mode is enabled - see Enhanced ULA Ink Colour Mask \$42.

### 3.4 ULA Layer

Original ZX Spectrum didn't have a dedicated graphics chip. To keep the price as low as possible, screen rendering was performed by ULA ("Uncommitted Logic Array") chip.

ZX Spectrum Next inherits ULA mode. The resolution of the screen in this mode is $256 \times 192$ pixels. If we translate this to $8 \times 8$ pixels characters, it gives us 32 character columns in 24 character rows.

ULA always reads from 16 K bank 5 which is assigned to the second 16 K slot at addresses $\$ 4000$ $\$ 7 F F F$ by default. Similar to the memory configuration of other contemporary computers, pixel memory is separate from attributes/colour memory. If using default memory configuration:

| ROM | RAM |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 16 K | 16 K |  |  |  | 16 K |
|  | Pixels | Attributes | (free) |  |  |
|  | $\$ 4000-\$ 57 \mathrm{FF}$ | $\$ 5800-\$ 5 \mathrm{AFF}$ | \$5B00-\$7FFF |  |  |

### 3.4.1 Pixel Memory

Each screen pixel is represented by a single bit, meaning 1 byte holds 8 screen pixels. So, for each line of 256 pixels, 32 bytes are needed. However, for sake of efficiency, the original Spectrum optimized screen memory layout for speed but made it inconvenient for programming.

Pixel memory is not linear but is instead divided to fill character rows line by line. The first 32 bytes of memory represent the first line of the first character row, followed by 32 bytes representing the first line of the second character row and so on until the first line of 8 character rows is filled. Then next 32 bytes of screen memory represent the second line of the first character row, again followed by the second line of the second character row, until all 8 character rows are covered:

| Addr. | Ln. | Ch. | Addr. | Ln. | Ch. | Addr. | Ln. | Ch. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 4000$ | 0 | $0 / 0$ | $\$ 4100$ | 1 | $0 / 1$ | $\$ 4200$ | 2 | $0 / 2$ |
| $\$ 4020$ | 8 | $1 / 0$ | $\$ 4120$ | 9 | $1 / 1$ | $\$ 4220$ | 10 | $1 / 2$ |
| $\$ 4040$ | 16 | $2 / 0$ | $\$ 4140$ | 17 | $2 / 1$ | $\$ 4240$ | 18 | $2 / 2$ |
| $\$ 4060$ | 24 | $3 / 0$ | $\$ 4160$ | 25 | $3 / 1$ | $\$ 4260$ | 26 | $3 / 2$ |
| $\$ 4080$ | 32 | $4 / 0$ | $\$ 4180$ | 32 | $4 / 1$ | $\$ 4280$ | 33 | $4 / 2$ |
| $\$ 40 A 0$ | 40 | $5 / 0$ | $\$ 41 \mathrm{AO}$ | 41 | $5 / 1$ | $\$ 42 \mathrm{AO}$ | 42 | $5 / 2$ |
| $\$ 40 \mathrm{C} 0$ | 48 | $6 / 0$ | $\$ 41 \mathrm{C} 0$ | 49 | $6 / 1$ | $\$ 42 \mathrm{C} 0$ | 50 | $6 / 2$ |
| $\$ 40 \mathrm{E} 0$ | 56 | $7 / 0$ | $\$ 41 \mathrm{E} 0$ | 57 | $7 / 1$ | $\$ 42 \mathrm{E} 0$ | 58 | $7 / 2$ |

Ln. Screen line (0-191) Ch. Character <row>/<line> (0-23/0-7)
But this is not the end of the peculiarities of Spectrum ULA mode. If you attempt to fill the screen memory byte by byte, you'll realize the top third of the screen fills in first, then middle third and lastly bottom third. The reason is, ULA mode divides the screen into 3 banks. Each bank covers 8 character rows, so $8 \times 8 \times 32$ or 2048 bytes:

| Memory Range | Screen Lines | Char. Rows |
| :---: | :---: | :---: |
| $\$ 4000-\$ 47 F F$ | $0-63$ | $0-8$ |
| $\$ 4800-\$ 4 F F F$ | $64-127$ | $9-16$ |
| $\$ 5000-\$ 57 F F$ | $128-191$ | $17-23$ |

In fact, to calculate the address of memory for any given ( $\mathrm{x}, \mathrm{y}$ ) coordinate, we'd need to prepare a 16 -bit value like this:

| High Byte |  |  |  |  |  |  |  | Low Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | $Y_{7}$ | $Y_{6}$ | $Y_{2}$ | $Y_{1}$ | $Y_{0}$ | $Y_{5}$ | $Y_{4}$ | $Y_{3}$ | $X_{7}$ | $X_{6}$ | $X_{5}$ | $X_{4}$ | $X_{3}$ |
| 0 | 1 | 0 | $Y$ |  |  |  |  |  |  |  | $X$ |  |  |  |  |

As you can see, X is straightforward; we simply need to take the upper 5 bits and fill them into the lower 5 bits of a 16 -bit register pair. Y coordinate requires all 8 bits written into bits $12-5$ of 16 -bit register pair. However, notice how individual bits are scrambled. It makes incrementing address for next character row simple operation of INC H (assuming HL stores the address of the previous row), which is likely one of the reasons for such implementation. But imagine for a second how complex a Z80 program would need to be to handle all of this. Sure, nothing couple shifts and masking operations couldn't handle but still, lots of wasted CPU cycles. However, on ZX Spectrum Next we have 3 new instructions that take care of all of the complexity for us:

- PIXELAD calculates the address of a pixel with coordinates from DE register pair where D is Y and E is X coordinate and stores the memory location address into HL register pair for ready consumption
- PIXELDN takes the address of a pixel in HL and updates it to point to the same X coordinate but one screen line down
- SETAE takes X coordinate from E register and prepares mask in register A for reading or writing to ULA screen

Furthermore; each instruction only uses 8 t-states, which is far less than the corresponding Z80 assembly program would require. Somewhat naive program for drawing vertical line write from the pixel at coordinate $(16,32)$ to $(16,50)$ :

```
    LD DE, $1020 ; Y=16, X=32
    PIXELAD ; HL=address of pixel (E,D)
loop:
    SETAE ; A=pixel mask
    OR (HL) ; we'll write the pixel
    LD (HL), A ; actually write the pixel
    INC D ; Y=Y+1
    LD A, D ; copy new Y coordinate to A
    CP 51 ; are we at 51 already?
    RET NC ; yes, return
    PIXELDN ; no, update HL to next line
    JR loop ; continue with next pixel
```

Note: because we're updating our Y coordinate in D register within the loop, we could also use PIXELAD instead of PIXELDN in line 13. Both instructions require 8 T states for execution, so there's no difference performance-wise.

If we instead wanted to check if the pixel at the given coordinate is set or not, we would use AND (HL) instead of OR (HL). For example:

```
LD DE, $1020 ; Y=16, X=32
PIXELAD ; HL=address of pixel (E,D)
SETAE ; A=pixel mask
AND (HL) ; we'll read the pixel
RET Z ; exit if pixel is not set
```


### 3.4.2 Attributes Memory

Now that we know how to draw individual pixels, it's time to handle colour. Memory wise, it's stored immediately after pixel RAM, at memory locations \$5800-\$5AFF. Each byte represents colour and attributes for $8 \times 8$ pixel block on the screen. Byte contents are as follows:

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $F$ | $B$ | $P_{2}$ | $P_{1}$ | $P_{0}$ | $I_{2}$ | $I_{1}$ | $I_{0}$ |  |  |
| $F$ | $B$ | Paper |  |  |  | Ink |  |  |  |

- Bit 7: 1 to enable flashing, 0 to disables it
- Bit 6: 1 to enable bright colours, 0 for normal colours
- Bits 5-3: paper colour 0-7
- Bits 2-0: ink colour 0-7

Colour value 0-7 corresponds to:

| Value | Binary | Colour | Bright |
| :---: | :---: | :--- | :--- |
| 0 | 000 | Black | Black |
| 1 | 001 | Blue | Bright blue |
| 2 | 010 | Red | Bright red |
| 3 | 011 | Magenta | Bright magenta |
| 4 | 100 | Green | Bright green |
| 5 | 101 | Cyan | Bright cyan |
| 6 | 110 | Yellow | Bright yellow |
| 7 | 111 | Gray | White |

Spectrum only requires 768 bytes to configure colour and attributes for the whole screen. And memory is contiguous so it's simple to manage. However, it comes at expense of restricting to only 2 colours per character block - the reason for the (in)famous colour clash.

Note: on Next, default ULA colours can be changed, see Palette chapter ?? for details.

### 3.4.3 Border

Next inherits Spectrum border colour handling through ULA Control Port \$xxFE. The bottom 3 bits are used to specify one of 8 possible colours (see table on the previous page for full list). Example:

```
LD A, 1 ; Select blue colour
OUT ($FE), A ; Set border colour from A
```

Note: border colour is set the same way regardless of graphics mode used. However, some Layer 2 modes and Tileset may partially or fully cover the border, effectively making it invisible to the user.

### 3.4.4 Shadow Screen

As mentioned, ULA uses 16K bank 5 by default to determine what to show on the screen. However, it's possible to change this to bank 7 instead by using bit 3 of Memory Paging Control \$7FFD. Bank 7 mode is called the "shadow" screen. It gives us two separate memory spaces for rendering ULA data and means for quickly swapping between them. It allows always drawing into inactive bank and only swapping it in when ready thus help eliminating flicker.

Note: Memory Paging Control $\$ 7$ FFD only controls which of the two possible banks is being used by ULA, but it doesn't map the bank into any of the memory slots. This needs to be done by one of the paging modes as described in the Memory Map and Paging chapter, section ??. Using MMU, we could do something like:

```
LD HL, $5800
; we'll be swapping colours
NEXTREG $52, 10 ; swap first half of 16K bank 5 to 8K slot 2
LD A, %00000000 ; paper=black, ink=black
LD (HL), A ; write data to screen (immediately visible)
NEXTREG $52, 14 ; swap first half of 16K bank 7 to 8K slot 2
LD A, %00000101 ; paper=black, ink=cyan
LD (HL), A ; write to 16K bank 7 (not visible)
LD BC, $7FFD ; prepare port for changing layers
LD A, %00001000 ; activate shadow layer
OUT (C), A ; top left char now has black background
LD A, %00000000 ; deactivate shadow layer
OUT (C), A ; top left char now has cyan background
```

Remember: 16K bank 7 corresponds to 8 K banks 14 and 15. And because pixel and attributes combined fit within single 8 K , only single bank needs to be swapped in.

### 3.4.5 Enhanced ULA Modes

ZX Spectrum Next also supports several enhanced ULA modes like Timex Sinclair Double Buffering, Timex Sinclair Hi-Res and Hi-Colour, etc. However, with the presence of Layer 2 and Tilemap modes, it's unlikely these will be used when programming new software on Next. Therefore they are not described here. If interested, read more on:
https://wiki.specnext.dev/Video_Modes

### 3.4.6 ULA Registers

## ULA Control Port \$xxFE

| Bit | Effect |
| :---: | :--- |
| $7-5$ | Reserved, use 0 |
| 4 | EAR output (connected to internal speaker) |
| 3 | MIC output (saving to tape via audio jack) |
| $2-0$ | Border colour |

Note: when reading this port with certain high byte values will read keyboard status. See section ?? for details.

## Memory Paging Control \$7FFD

See description under Memory Map and Paging chapter, section ??.

Palette Index Register $\$ 40$
Palette Value Register $\$ 41$
Enhanced ULA Ink Colour Mask \$42
Enhanced ULA Control Register $\$ 43$
Enhanced ULA Palette Extension \$44
Transparency Colour Fallback Register \$4A
See description under Palette chapter, section ??

This page intentionally left empty

### 3.5 Layer 2

As we saw in the previous section, drawing with ULA graphics is much simplified on Next. But it can't eliminate the colour clash. Well, not with ULA mode at least. However, Next brings a couple of brand new graphic modes to the table, hidden behind a somewhat casual name "Layer 2". But don't let its name deceive you; Layer 2 raises Next graphics capabilities to a whole new level!

Layer 2 may appear behind or above the ULA layer. It supports different resolutions with every pixel coloured independently and memory organized sequentially, line by line, pixel by pixel. Consequently, Layer 2 requires more memory compared to ULA; each mode needs multiple 16K banks. But of course, Next has far more memory than the original Speccy ever did!

| Resolution | Colours | BPP | Memory Organization <br> $256 \times 192$ |
| :---: | :---: | :---: | :--- |
| 256 | 8 | $48 \mathrm{~K}, 3$ horizontal banks of 64 lines |  |
| $320 \times 256$ | 256 | 8 | $80 \mathrm{~K}, 5$ vertical banks of 64 columns ${ }^{5}$ |
| $640 \times 256$ | 16 | 4 | $80 \mathrm{~K}, 5$ vertical banks of 128 columns $^{5}$ |

### 3.5.1 Initialization

Drawing on Layer 2 is much simpler than using ULA mode. But in contrast with ULA, which is always "on", Layer 2 needs to be explicitly enabled. This is done by setting bit 1 of Layer 2 Access Port \$123B.

By default, Layer 2 will use $256 \times 192$ with 256 colours, supported across all Next core versions. You can select another resolution with Layer 2 Control Register \$70. $320 \times 256$ and $640 \times 256$ modes also require setting up clip window correctly with Clip Window Layer 2 Register $\$ 18$.

### 3.5.2 Paging

After Layer 2 is enabled, we can start writing into memory banks. As mentioned above, Layer 2 requires $3-5$ contiguous 16 K banks. While Next initializes default configuration during boot, it's nonetheless a good idea to set it up manually to ensure our code will work across all devices. Layer 2 Ram Page Register $\$ 12$ selects the bank number where Layer 2 video memory begins. Note it's a good idea to store the original bank values so we can restore them afterwards.

All supported modes can be used for paging, as described in section ??, by swapping in bank numbers to 16 K slot at $\$ \mathrm{C} 000$. However, the simplest and most versatile is MMU mode; MMU6 and MMU7 registers correspond to 28 K slots starting at $\$ \mathrm{C} 000$.

[^9]
### 3.5.3 Drawing

In general, drawing pixels requires the programmer to:

- Determine and select bank to write to
- Calculate address of the pixel within the bank
- Write byte with colour data

All Layer 2 modes use the same approach when drawing pixels. Each pixel uses one byte (except $640 \times 320$ where each byte contains data for 2 pixels). The value is simply an index into the palette entries list. Similar to other layers, Layer 2 also has two palettes, of which only one can be active at any given time. Enhanced ULA Control Register $\$ 43$ is used to select active palette. See Palette chapter ?? for details on how to program palettes.

See specific modes in the following pages for examples of writing pixel data.

### 3.5.4 Effects

Sprite and Layers System Register $\$ 15$ can be used to change Layer 2 priority, effectively moving Layer 2 above or below other layers - see Tilemap chapter, section ?? for details.

We can even be more specific and only prioritize specific colours, so only pixels using those colours will appear on top while other pixels below other layers. This way we can achieve a simple depth effect. Per-pixel priority is available when writing a custom palette with Enhanced ULA Palette Extension $\$ 44$ (9-bit colours). See description under Palette chapter, section ?? for details on how to program palette.

We can also use both Layer 2 palettes to achieve simple effects. For example, certain colours can be marked with the priority flag on one palette but not on the other. When swapping palettes, pixels drawn with these colours would appear on top or below other layers. Another simple effect using both palettes could be colour animation, though it can't be very smooth with only two states.

Global Transparency Register $\$ 14$ can be used to alter the transparent colour of Layer 2. This same register also affects ULA, LoRes and 1-bit ("text mode") tilemap.

Scrolling effects can be achieved by writing pixel offsets to Layer 2 X Offset Register \$16, Layer 2 X Offset MSB Register \$71 and Layer 2 Y Offset Register \$17.

### 3.5.5 $256 \times 192256$ Colour Mode

3 horizontal banks:

| 0 | 0 | 255 |
| :---: | :---: | :---: |
|  | 16K BANK 0 | 8K BANK 0 |
|  |  | 0... 31 |
|  |  | 8K BANK 1 |
| 63 |  | $32 \ldots 63$ |
| 64 | 16K BANK 1 | 8K BANK 2 |
|  |  | $64 \ldots 95$ |
|  |  | 8K BANK 3 |
| 127 |  | $96 \ldots 127$ |
| 128 | 16K BANK 2 | 8K BANK 4 |
|  |  | $128 \ldots 159$ |
|  |  | 8K BANK 5 |
| 191 |  | 160 ... 191 |

8BPP:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{7}$ | $I_{6}$ | $I_{5}$ | $I_{4}$ | $I_{3}$ | $I_{2}$ | $I_{1}$ | $I_{0}$ |
| Colour index |  |  |  |  |  |  |  |

Banking Setup:

| $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2 - 8}$ | $\mathbf{7 - 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $Y$ |  |  |  | $X$ |
| 16 K | $Y_{5-0}$ |  | $X$ |  |
| 8 K |  | $Y_{4-0}$ | $X$ |  |

This mode is the closest to ULA, resolution wise, so is perhaps the simplest to grasp. It's also supported across all Next core versions. Pixels are laid out from left to right and top to bottom. Each pixel uses one byte that represents an 8-bit index into the palette. 316 K banks are needed to cover the whole screen, each holding data for 64 lines. Or, if using $8 \mathrm{~K}, 6$ banks, 32 lines each. Combined, colour data requires 48 K of memory.

Each ( $\mathrm{x}, \mathrm{y}$ ) coordinate pair requires 16 -bits. If the upper byte is used for Y and lower for the X coordinate, together they will form exact memory location offset from the top of the first bank. But to account for bank swapping; for 16K banks, the most significant 2 bits of Y correspond to bank number and for 8 K banks, top 3 bits. The rest of $\mathrm{Y}+\mathrm{X}$ is memory location within the bank.

Example of filling the screen with a vertical rainbow:

```
START_16K_BANK EQU 9
START_8K_BANK EQU START_16K_BANK*2
    ; Enable Layer 2
    LD BC, $123B
    LD A, 2
    OUT (C), A
    ; Setup starting Layer2 16K bank
    NEXTREG $12, START_16K_BANK
    LD D, 0 ; D=Y, start at top of the screen
nextY:
    ; Calculate bank number and swap it in
    LD A, D ; Copy current Y to A
    AND %11100000 ; 32100000 (3MSB = bank number)
    RLCA ; 21000003
```

```
RLCA ; 10000032
    RLCA ; 00000321
    ADD A, START_8K_BANK ; A=bank number to swap in
    NEXTREG $56, A ; Swap bank
    ; Convert DE (yx) to screen memory location starting at $C000
    PUSH DE ; (DE) will be changed to bank offset
    LD A, D ; Copy current Y to A
    AND %00011111 ; Discard bank number
    OR $C0 ; Screen starts at $COOO
    LD D, A ; D=high byte for $C000 screen memory
    ; Loop X through 0..255; we don't have to deal with bank swapping
    ; here because it only occurs when changing Y
    LD E, O
nextX:
    LD A, E ; A=current X
    LD (DE), A ; Use X as colour index
    INC E ; Increment to next X
    JR NZ, nextX ; Repeat until E rolls over
    ; Continue with next line or exit
    POP DE ; Restore DE to coordinates
    INC D ; Increment to next Y
    LD A, D ; A=current Y
    CP 192 ; Did we just complete last line?
    JP C, nextY ; No, continue with next linee
```

Worth noting: MMU page 6 (next register \$56) covers memory \$C000 - \$DFFF. As we swap different 8 K banks there, we're effectively changing 8 K banks that are readable and writable at those memory addresses. That's why we OR \$C0 in line 24; we need to convert zero based address to $\$$ C000 based. See section ?? for details on MMU paging mode.

We don't have to handle bank swapping on every iteration; once per 32 rows would do for this example. But the code is more versatile this way and could be easily converted into a reusable pixel setting routine.

## 3．5．6 $320 \times 256256$ Colour Mode

5 vertical banks：

| 0 |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ |  |  |  |  | $$ |  |  |  | $\begin{aligned} & \text { H } \\ & \text { 允 } \\ & \text { 合 } \\ & \text { 合 } \end{aligned}$ |  |
| $\stackrel{10}{2}$ | $\begin{aligned} & 0 \\ & c \\ & \underset{c}{c} \\ & \underset{c}{c} \\ & \vdots \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{c} \\ & \text { 岂 } \\ & \text { e } \\ & \underset{\sim}{c} \end{aligned}$ |  | $\begin{aligned} & \infty \\ & \stackrel{n}{c} \\ & \underset{\infty}{c} \\ & \underset{\infty}{c} \end{aligned}$ | $\begin{aligned} & \text { H } \\ & \text { 台 } \\ & \underset{\sim}{u} \\ & \underset{\sim}{c} \end{aligned}$ | $\begin{aligned} & \infty \\ & \text { 号 } \\ & \underset{\sim}{c} \\ & \underset{\infty}{c} \end{aligned}$ | $\begin{aligned} & 0 \\ & c \\ & \underset{y}{c} \\ & \underset{y}{c} \\ & \underset{c}{c} \end{aligned}$ | $\begin{aligned} & \text { ~ } \\ & \text { 台 } \\ & \underset{\sim}{c} \\ & \stackrel{y}{\infty} \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{c}{c} \\ & \underset{\sim}{c} \\ & \underset{\sim}{c} \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{\rightharpoonup}{n} \\ & \underset{\sim}{c} \\ & \stackrel{\sim}{\infty} \end{aligned}$ |

16K bank contains 64 columns
8K bank contains 32 columns

8BPP：

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{7}$ | $I_{6}$ | $I_{5}$ | $I_{4}$ | $I_{3}$ | $I_{2}$ | $I_{1}$ | $I_{0}$ |
| Colour index |  |  |  |  |  |  |  |

Banking Setup：

| $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2 - 8}$ | $\mathbf{7 - 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $X_{8}$ | $X_{7-0}$ |  |  |  | $Y$ |
| 16 K |  |  | $X_{5-0}$ |  | $Y$ |
| 8 K |  |  | $X_{4-0}$ | $Y$ |  |

$320 \times 256$ mode is only available on Next core 3.0 .6 or later．Pixels are laid out from top to bottom and left to right．Each pixel uses one byte that represents an 8－bit index into the palette．To cover the whole screen， 516 K banks of 64 columns or 108 K banks of 32 columns are needed．Together colour data requires 80 K of memory．

In contrast with $256 \times 192$ ，this mode allows drawing to the whole screen，including border．In fact，you can think of it as the regular $256 \times 192$ mode with additional 32 pixel border around $(32+256+32=320$ and $32+192+32=256)$ ．

Addressing is more complicated though．As we need 9 bits for X and 8 for Y ，we can＇t address all screen pixels with single 16 －bit register pair．But we can use 16 －bit register pair to address all pixels within each bank．From this perspective，the setup is similar to $256 \times 192$ mode， except that X and Y are reversed：if the upper byte is used for X and lower for Y ，then most significant 2 bits of 16 －bit register pair represent lower 2 bits of 16 K bank number．And for 8 K banks，the most significant 3 bits correspond to the lower 3 bits of 8 K bank number．In either case，the most significant bit of the bank number arrives from the 9th bit of the X coordinate （ $X_{8}$ in the table above）．The rest of the $\mathrm{X}+\mathrm{Y}$ is memory location within the bank．

To use this mode，we must explicitly select it with Layer 2 Control Register $\$ 70$ ．We must also not forget to set clip window correctly with Clip Window Layer 2 Register $\$ 18$ and Clip／ Window Control Register \＄1C，as demonstrated in example below：

```
START_16K_BANK EQU 9
START_8K_BANK EQU START_16K_BANK*2
RESOLUTION_X EQU 320
RESOLUTION_Y EQU 256
BANK_8K_SIZE EQU 8192
NUM_BANKS EQU RESOLUTION_X * RESOLUTION_Y / BANK_8K_SIZE
BANK_X EQU BANK_8K_SIZE / RESOLUTION_Y
```

; Enable Layer 2
LD BC, \$123B
LD A, 2
OUT (C), A
; Setup starting Layer2 16K bank
NEXTREG \$12, START_16K_BANK
NEXTREG \$70, \%00010000 ; 320x256 256 colour mode
; Setup window clip for $320 \times 256$ resolution
NEXTREG \$1C, 1 ; Reset Layer 2 clip window reg index
NEXTREG \$18, 0 ; X1; X2 next line
NEXTREG \$18, RESOLUTION_X / 2 - 1
NEXTREG \$18, 0 ; Y1; Y2 next line
NEXTREG \$18, RESOLUTION_Y - 1

LD B, START_8K_BANK ; Bank number
LD H, O ; Colour index
nextBank:
; Swap to next bank, exit once all 5 are done
LD A, B ; Copy current bank number to A
NEXTREG \$56, A ; Switch to bank
; Fill in current bank
LD DE, \$C000 ; Prepare starting address
nextY:
; Fill in 256 pixels of current line
LD A, H ; Copy colour index to A
LD (DE), A Write colour index into memory
INC E ; Increment Y
JR NZ, nextY ; Continue with next Y until we wrap to next X
; Prepare for next line until bank is full
INC H ; Increment colour
INC D ; Increment X
LD A, D ; Copy X to A
AND \%00111111 ; Clear \$C0 to get pure X coordinate
CP BANK_X ; Did we reach next bank?
JP NZ, nextY ; No, continue with next Y
; Prepare for next bank
INC B ; Increment to next bank
LD A, B ; Copy bank to A
CP START_8K_BANK+NUM_BANKS; Did we fill last bank?
JP NZ, nextBank ; No, proceed with next bank

### 3.5.7 $640 \times 25616$ Colour Mode

5 vertical banks:


4BPP:

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{3}$ | $I_{2}$ | $I_{1}$ | $I_{0}$ | $I_{3}$ | $I_{2}$ | $I_{1}$ | $I_{0}$ |  |
| Colour 1 |  |  |  |  | Colour 2 |  |  |  |

Banking Setup:

| $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2 - 8}$ | $\mathbf{7 - 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $X_{8} \times 2$ | $X_{7-0} \times 2$ |  |  |  | $Y$ |
| 16 K |  |  | $X_{5-0} \times 2$ |  | $Y$ |
| 8 K |  |  |  | $X_{4-0} \times 2$ | $Y$ |

16K bank contains 128 columns
8 K bank contains 64 columns
$640 \times 256$ mode is very similar to $320 \times 256$, except that each byte represents 2 colours instead of 1. It's also available on Next core 3.0.6 or later only. Pixels are laid out from top to bottom and left to right. Each pixel takes 4 bits, so each byte contains data for 2 pixels. To cover the whole screen, 516 K banks of 128 columns or 108 K banks of 64 columns are needed. Together colour data requires 80 K of memory. Similar to $320 \times 256$, this mode also covers the whole screen, including the border.

Addressing wise, this mode is the same as $230 \times 256$. Using 16 -bit register pair we can't address all pixels on the screen, but we can address all pixels within each bank. Again, assuming upper byte of 16 -bit register pair is used for X and lower for Y and using 9 th bit of X coordinate (bit $X_{8}$ in the table above) as the most significant bit of bank number, then most significant 2 bits of 16 -bit register pair represent lower 2 bits of 16 K bank number. And for 8 K banks, the most significant 3 bits correspond to the lower 3 bits of 8 K bank number. The rest of the $\mathrm{X}+\mathrm{Y}$ is memory location within the bank. Don't forget: each colour byte represents 2 screen pixels, so the memory X coordinate (as described above) needs to be multiplied by 2 to convert to screen X coordinate.

To use this mode, we must explicitly select it with Layer 2 Control Register \$70. We must also not forget to set clip window correctly with Clip Window Layer 2 Register $\$ 18$ and Clip/ Window Control Register \$1C, as demonstrated in example below:

```
START_16K_BANK EQU 9
START_8K_BANK EQU START_16K_BANK*2
RESOLUTION_X EQU 640
RESOLUTION_Y EQU 256
BANK_8K_SIZE EQU 8192
NUM_BANKS EQU RESOLUTION_X * RESOLUTION_Y / BANK_8K_SIZE / 2
BANK_X EQU BANK_8K_SIZE / RESOLUTION_Y
```

```
1
```

```
    ; Enable Layer 2
```

    ; Enable Layer 2
    LD BC, $123B
    LD BC, $123B
    LD A, 2
    LD A, 2
    OUT (C), A
    OUT (C), A
    ; Setup starting Layer2 16K bank
    ; Setup starting Layer2 16K bank
    NEXTREG $12, START_16K_BANK
    NEXTREG $12, START_16K_BANK
    NEXTREG $70, %00100000 ; 640x256 16 colour mode
    NEXTREG $70, %00100000 ; 640x256 16 colour mode
    NEXTREG $1C, 1 ; Reset Layer 2 clip window reg index
    NEXTREG $1C, 1 ; Reset Layer 2 clip window reg index
    NEXTREG $18, 0
    NEXTREG $18, 0
    NEXTREG $18, RESOLUTION_X / 4 - 1
    NEXTREG $18, RESOLUTION_X / 4 - 1
    NEXTREG $18, 0
    NEXTREG $18, 0
    NEXTREG $18, RESOLUTION_Y - 1
    NEXTREG $18, RESOLUTION_Y - 1
    LD B, START_8K_BANK ; Bank number
    LD B, START_8K_BANK ; Bank number
    LD H, 0 ; Colour index for 2 pixels
    LD H, 0 ; Colour index for 2 pixels
    nextBank:
nextBank:
; Swap to next bank, exit once all 5 are done
; Swap to next bank, exit once all 5 are done
LD A, B ; Copy current bank number to A
LD A, B ; Copy current bank number to A
NEXTREG \$56, A ; Switch to bank
NEXTREG \$56, A ; Switch to bank
; Fill in current bank
; Fill in current bank
LD DE, \$C000 ; Prepare starting address
LD DE, \$C000 ; Prepare starting address
nextY:
nextY:
; Fill in 256 pixels of current line
; Fill in 256 pixels of current line
LD A, H ; Copy colour indexes for 2 pixels to A
LD A, H ; Copy colour indexes for 2 pixels to A
LD (DE), A ; Write colour indexes into memory
LD (DE), A ; Write colour indexes into memory
INC E ; Increment Y
INC E ; Increment Y
JR NZ, nextY ; Continue with next Y until we wrap to next X
JR NZ, nextY ; Continue with next Y until we wrap to next X
; Prepare for next line until bank is full
; Prepare for next line until bank is full
INC H ; Increment colour index for both colours
INC H ; Increment colour index for both colours
INC D ; Increment X
INC D ; Increment X
LD A, D ; Copy X to A
LD A, D ; Copy X to A
AND %00111111 ; Clear \$C0 to get pure X coordinate
AND %00111111 ; Clear \$C0 to get pure X coordinate
CP BANK_X ; Did we reach next bank?
CP BANK_X ; Did we reach next bank?
JP NZ, nextY ; No, continue with next Y
JP NZ, nextY ; No, continue with next Y
; Prepare for next bank
; Prepare for next bank
INC B ; Increment to next bank
INC B ; Increment to next bank
LD A, B ; Copy bank to A
LD A, B ; Copy bank to A
CP START_8K_BANK+NUM_BANKS; Did we fill last bank?
CP START_8K_BANK+NUM_BANKS; Did we fill last bank?
JP NZ, nextBank ; No, proceed with next bank

```
    JP NZ, nextBank ; No, proceed with next bank
```


### 3.5.8 Layer 2 Registers

Layer 2 Access Port \$123B
Bit Effect
7-6 Video RAM bank select
00 First 16K of layer 2 in the bottom 16K
01 Second 16K of layer 2 in the bottom 16K
10 Third 16K of layer 2 in the bottom 16K
11 First 48K of layer 2 in the bottom 48K (core 3.0+)
5 Reserved, use 0
40 (see below)
3 Use Shadow Layer 2 for paging
0 Map Layer 2 RAM Page Register \$12
1 Map Layer 2 RAM Shadow Page \$13
2 Enable Layer 2 read-only paging
1 Layer 2 visible, see Layer 2 RAM Page Register $\$ 12$
Since core 3.0 this bit has mirror in Display Control 1 Register $\$ 69$
0 Enable Layer 2 write-only paging
Since core 3.0.7, write with bit 4 set was also added:

| Bit | Effect |
| :---: | :--- |
| $7-5$ | Reserved, use 0 |
| 4 | 1 |
| 3 | Reserved, use 0 |
| $2-0$ | 16K bank relative offset $(+0 . .+7)$ applied to Layer 2 memory mapping |

## Layer 2 Ram Page Register \$12

Bit Effect
7 Reserved, must be 0
6-0 Starting 16 K bank of Layer 2
Default $256 \times 192$ mode requires 316 K banks while new, $320 \times 256$ and $640 \times 256$ modes require 516 K banks. Banks need to be contiguous in memory, so here we only specify the first one. Valid bank numbers are therefore 0-45 (109 for 2MB RAM models) for standard mode and 0 - 43 (107 for 2MB RAM models) for new modes.

Note: this register uses 16 K bank numbers. If you're using 8 K banks, you have to multiply this value by 2 . For example, 16 K bank 9 corresponds to 8 K banks 18 and 19.

## Layer 2 X Offset Register \$16

Bit Effect
7-0 Writes or reads X pixel offset used for drawing Layer 2 graphics on the screen.
This can be used for creating scrolling effects. For $320 \times 256$ and $640 \times 256$ modes, 9 bits are required; use Layer 2 X Offset MSB Register $\$ 71$ to set it up.

## Layer 2 Y Offset Register \$17

Bit Effect
7-0 Writes or reads Y pixel offset used for drawing Layer 2 graphics on the screen.
Valid range is:

- $256 \times 192$ : 191
- $320 \times 256: 255$
- $640 \times 256$ : 255


## Clip Window Layer 2 Register \$18

$\qquad$
7-0 Reads and writes clip-window coordinates for Layer 2
4 coordinates need to be set: X1, X2, Y1 and Y2. Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 in Clip Window Control Register $\$ 1 \mathrm{C}$, then write all 4 coordinates in succession. Positions are inclusive. Furthermore, X positions are doubled for $320 \times 256$ mode, quadrupled for $640 \times 256$. Therefore, to view the whole of Layer 2, the values are:

|  |  | $\mathbf{2 5 6} \times \mathbf{1 9 2}$ | $\mathbf{3 2 0} \times \mathbf{2 5 6}$ | $\mathbf{6 4 0} \times \mathbf{2 5 6}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | X1 position | 0 | 0 | 0 |
| 1 | X2 position | 255 | 159 | 159 |
| 2 | Y1 position | 0 | 0 | 0 |
| 3 | Y2 position | 191 | 255 | 255 |

## Clip Window Control Register \$1C

Write:
Bit Effect
7-4 Reserved, must be 0
31 to reset Tilemap clip-window register index
21 to reset ULA/LoRes clip-window register index
11 to reset Sprite clip-window register index
$0 \quad 1$ to reset Layer 2 clip-window register index
Read:
Bit Effect
7-6 Current Tilemap clip-window register index
5-4 Current ULA/LoRes clip-window register index
3-2 Current Sprite clip-window register index
1-0 Current Layer 2 clip-window register index

Palette Index Register $\$ 40$
Palette Value Register $\$ 41$
Enhanced ULA Control Register $\$ 43$
Enhanced ULA Palette Extension \$44
See description under Palette chapter, section??.

## Layer 2 Control Register $\$ 70$

| Bit | Effect |
| :--- | :--- |
| $7-6$ | Reserved, must be 0 |
| $5-4$ | Layer 2 resolution (0 after soft reset) |
|  | $00 \quad 256 \times 192,8 \mathrm{BPP}$ |
|  | $01 \quad 320 \times 256,8 \mathrm{BPP}$ |
|  | $10 \quad 640 \times 256,4 \mathrm{BPP}$ |
| $3-0$ | Palette offset ( 0 after soft reset) |

## Layer 2 X Offset MSB Register \$71

Bit Effect
7-1 Reserved, must be 0
0 MSB for X pixel offset
This is only used for $320 \times 256$ and $640 \times 256$ modes. Together with Layer 2 X Offset Register $\$ 16$ full 319 pixels offsets are available. For $640 \times 256$ only 2 pixel offsets are possible.

This page intentionally left empty

### 3.6 Tilemap

Tilemap is fast and effective way of displaying 8 x 8 pixel blocks on the screen. There are two possible resolutions available: 40x32 or 80 x 32 tiles. Tilemap layer overlaps ULA by 32 pixels on each side. Or in other words, similar to 320 x 256 and 640 x 256 modes of Layer 2, tilemap also covers the whole of the screen, including the border.

Tilemap is defined by 2 data structures: tile definitions and tilemap data itself.

### 3.6.1 Tile Definitions

Tiles are $8 \times 8$ pixels with each pixel representing an index of the colour from the currently selected tilemap palette.

Each pixel occupies 4-bits, meaning tiles can use 16 colours. However, as we'll see in the next section, it's possible to specify a 4 -bit palette offset for each tile which allows us to reach all 256 colours from the palette.

A maximum of 256 tile definitions are possible, but this can be extended to 512 if needed using Tilemap Control Register \$6B.

All tiles definitions are specified in a contiguous memory block. The offset of tile definitions memory address relative to the start of bank 5 needs to be specified with Tile Definitions Base Address Register \$6F.

### 3.6.2 Tilemap Data

Tilemap data specifies the tile definition index for each of the $40 \times 32$ or 80 x 32 tiles. Each tile takes 2 bytes:


Palette Offset 4 -bit palette offset for this tile. This allows shifting colours to other 16 -colour "banks" thus allowing us to reach the whole 256 colours from the palette.
X Mirror If 1, this tile will be mirrored in X direction.
Y Mirror If 1, this tile will be mirrored in Y direction.
Rotate If 1 , this tile will be rotated $90^{\circ}$ clockwise.
ULA Mode If 1, this tile will be rendered on top, if 0 below ULA display. However in 512 tile mode, this is the 8th bit of tile index.

Tile Index $\quad 8$-bit tile index within the tile definitions.

However, it's possible to eliminate attributes byte by setting bit 5 in Tilemap Control Register $\$ 6$. This only leaves an 8 -bit tile index. Tileset then only occupies half the memory. But we lose the option to specify attributes for each tile separately. Instead attributes for all tiles are taken from Default Tilemap Attribute Register \$6C.

The offset of the tilemap data memory address relative to the start of bank 5 needs to be specified with Tilemap Base Address Register \$6E.

### 3.6.3 Memory Organization

The Tilemap layer is closely tied with ULA. Memory wise, it always exists in 16 K slot 5 . By default, this page is loaded into 16 K slot $1 \$ 4000-\$ 7 \mathrm{FFF}$ (examples here will assume this configuration, if you load into a different slot, you will have to adjust addresses accordingly).

If both ULA and tilemap are used, memory should be arranged to avoid overlap. Given ULA pixel and attributes memory occupied memory addresses \$4000-\$5AFF, this leaves \$5B00-\$7FFF for tilemap. If we also take into account various system variables that reside on top of ULA attributes, $\$ 6000$ should be used for starting address. This leaves us:

|  | 40x32 |  | $\mathbf{8 0 x} 32$ |  |
| :--- | :--- | :--- | :--- | :--- |
| Bytes per tile | 1 | 2 | 1 | 2 |
| Bytes per tileset | 1280 | 2560 | 2560 | 5120 |
| Max Tile Definitions | 215 | 175 | 175 | 95 |

We as programmers need to tell hardware where in the memory tilemap and tile definitions are stored. Tilemap Base Address Register $\$ 6 \mathrm{E}$ and Tile Definitions Base Address Register $\$ 6 \mathrm{~F}$ are used for that.

Both addresses are provided as most significant byte of the offset into memory slot 5 (which starts at \$4000). This means we can only store data at multiples of 256 bytes. For example, if data is stored at $\$ 6000$, the MSB offset value would be $\$ 20(\$ 6000-\$ 4000=\$ \underline{2000})$.

Generic formula to calculate MSB of the offset is: (Address - \$4000) >> 8.

### 3.6.4 Combining ULA and Tilemap

ULA and Tilemap can be combined in two ways:

- Standard mode: uses bit 0 from tile's attribute byte to determine if a tile is above or below ULA. If tilemap uses 2 bytes per tile, we can specify the priority for each tile separately, otherwise we specify it for all tiles. Transparent pixels are taken into account - if the top layer is transparent, the bottom one is visible through.
- Stencil mode: only used if both, ULA and tileset are enabled. The final pixel is transparent if both, ULA and tilemap pixels are transparent. Otherwise final pixel is AND of both colour bits. This mode allows one layer to act as a cut-out for the other.


### 3.6.5 Examples

Using tilemaps is very simple. The most challenging part in my experience was finding a drawing program that would export to required formats in full. The best results I have achieved were with Remy's Sprite, Tile and Palette editor website ${ }^{6}$. Even then, I had to manually tweak binary files to achieve desired results (single byte per tile).

Regardless of the editor, we need 3 pieces of data: palette, tile definitions and tileset itself. In this example, they are included as binary files:

```
tilemap:
    INCBIN "tiles.map"
tilemapLength: EQU $- tilemap
tiles:
    INCBIN "tiles.spr"
tilesLength: EQU $ - tiles
palette:
    INCBIN "tiles.pal"
paletteLength: EQU $-palette
```

With all data in place, we can start setting up tilemap:

```
START_OF_BANK_5 EQU $4000
START_OF_TILEMAP EQU $6000 ; Just after ULA attributes and system vars
START_OF_TILES EQU $6600 ; Just after 40x32 tilemap
OFFSET_OF_MAP EQU (START_OF_TILEMAP - START_OF_BANK_5) >> 8
OFFSET_OF_TILES EQU (START_OF_TILES - START_OF_BANK_5) >> 8
    ; Enable tilemap mode
    NEXTREG $6B, %10100001 ; 40x32, 8-bit entries
    NEXTREG $6C, %00000000 ; palette offset, visuals
    ; Tell hardware where to find tiles
    NEXTREG $6E, OFFSET_OF_MAP ; MSB of tilemap in bank 5
    NEXTREG $6F, OFFSET_OF_TILES ; MSB of tilemap definitions
```

Above code uses couple neat preprocessing tricks to automatically calculate MSB for tilemap and tile definitions offsets. The rest is simply setting up desired behaviour using Next registers.

[^10]The only remaining piece is to actually copy all the data to expected memory locations:

```
; Setup tilemap palette
NEXTREG $43, %00110000 ; Auto increment, select first tilemap palette
; Copy palette
LD HL, palette ; Address of palette data in memory
LD B, 16 ; Copy 16 colours
CALL Copy8BitPalette ; Call routine for copying
; Copy tile definitions to expected memory
LD HL, tiles ; Address of tiles in memory
LD BC, tilesLength ; Number of bytes to copy
CALL CopyTileDefinitions ; Copy all tiles data
; Copy tilemap to expected memory
LD HL, tilemap ; Addreess of tilemap in memory
CALL CopyTileMap40x32 ; Copy 40x32 tilemaps
```

We already know Copy8BitPalette routine from Layer 2 chapter, the other two are straightforward LDIR loops:

```
CopyTileDefinitions:
    LD DE, START_OF_TILES
    LDIR
    RET
CopyTileMap40x32:
    LD BC, 40*32 ; This variant always loads 40x32
    JR copyTileMap
CopyTileMap80x32:
    LD BC, 80*32 ; This variant always loads 80x32
CopyTileMap:
    LD DE, START_OF_TILEMAP
    LDIR
    RET
```


### 3.6.6 Tilemap Registers

## Sprite and Layers System Register \$15

```
Bit Effect
    7 1 to enable lo-res layer, 0 disable it
    6 1 to flip sprite rendering priority, i.e. sprite 0 is on top (0 after reset)
    5 1 to change clipping to "over border" mode (doubling X-axis coordinates of clip window,
    0 after reset)
    4-2 Layers priority and mixing
        0 0 0 ~ S ~ L ~ U ~ ( S p r i t e s ~ a r e ~ a t ~ t o p , ~ L a y e r ~ 2 ~ u n d e r , ~ E n h a n c e d ~ U L A ~ a t ~ b o t t o m ) ~
        001 L S U
        0 1 0 ~ S ~ U ~ L ~
        0 1 1 ~ L ~ U ~ S ~
        100 U S L
        101 U L S
        110 Core 3.1.1+:(U|T)S(T|U)(B+L) blending layer and Layer 2 combined
                Older cores: S(U+L) colours from ULA and L2 added per R/G/B channel
        111 Core 3.1.1+: (U|T)S(T|U) (B+L-5) blending layer and Layer 2 combined
                Older cores: S(U+L-5) similar as 110, but per R/G/B channel (U+L-5)
                1 1 0 \text { and } 1 1 1 \text { modes: colours are clamped to [0,7]}
    1 1 to enable sprites over border (0 after reset)
    0 1 to enable sprite visibility (0 after reset)
```


## Clip Window Tilemap Register \$1B

Bit Effect
7-0 Reads and writes clip-window coordinates for Tilemap
4 coordinates need to be set: X1, X2, Y1 and Y2. Tilemap will only be visible within these coordinates. X coordinates are internally doubled for 40 x 32 or quadrupled for 80 x 32 mode. Positions are inclusive. Default values are $0,159,0,255$. Origin $(0,0)$ is located 32 pixels to the top-left of ULA top-left coordinate.

Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 in Clip Window Control Register $\$ 1 \mathrm{C}$, then write all 4 coordinates in succession.

## Clip Window Control Register \$1C

See description under Layer 2 chapter, section??.

## Tilemap Offset X MSB Register \$2F

| Bit | Effect |
| :---: | :--- |
| $7-2$ | Reserved, use 0 |
| $1-0$ | Most significant bit(s) of X offset |

In $40 x 32$ mode, meaningful range is $0-319$, for $80 \times 320-639$. Low 8 -bits are stored in Tilemap Offset X LSB Register $\$ 30$.

## Tilemap Offset X LSB Register \$30

| Bit | Effect |
| :--- | :--- |
| $7-0$ | X offset for drawing tilemap in pixels |

Tilemap X offset in pixels. Meaningful range is $0-319$ for 40 x 32 and $0-639$ for 80 x 32 mode. To write values larger than 255, Tilemap Offset X MSB Register \$2F is used to store MSB.

## Tilemap Offset Y Register \$31

Bit Effect
7-0 Y offset for drawing tilemap in pixels
Y offset is $0-255$.

Palette Index Register \$40
Palette Value Register \$41
Enhanced ULA Control Register $\$ 43$
Enhanced ULA Palette Extension \$44
See description under Palette chapter, section??.

Tilemap Transparency Index Register \$4C

| Bit | Effect |
| :---: | :--- |
| $7-5$ | Reserved, must be 0 |
| $4-0$ | Index of transparent colour into tilemap palette |

The pixel index from tile definitions is compared before palette offset is applied to the upper 4 bits, so there's always one index between 0 and 15 that works as transparent colour.

## ULA Control Register \$68

Bit Effect
71 to disable ULA output ( 0 after soft reset)
6-5 (Core 3.1.1+) Blending in SLU modes 6 \& 7
00 ULA as blend colour
01 No blending
10 ULA/tilemap as blend colour
11 Tilemap as blend colour
4 (Core 3.1.4+) Cancel entries in $8 \times 5$ matrix for extended keys
31 to enable ULA+ ( 0 after soft reset)
21 to enable ULA half pixel scroll (0 after soft reset)
1 Reserved, set to 0
$0 \quad 1$ to enable stencil mode when both the ULA and tilemap are enabled.
See Sprite and Layers System Register $\$ 15$ for different priorities and mixing of ULA, Layer 2 and Sprites.

## Tilemap Control Register \$6B

Bit Effect
71 to enable tilemap, 0 disable tilemap
61 for $80 x 32,040 x 32$ mode
51 to eliminate attribute byte in tilemap
41 for second, 0 for first tilemap palette
31 to activate "text mode" ${ }^{1}$
2 Reserved, set to 0
11 to activate 512,0 for 256 tile mode
01 to force tilemap on top of ULA
${ }^{1}$ In the text mode, tiles are defined as 1-bit B\&W bitmaps, same as original Spectrum UDGs. Each tile only requires 8 bytes. In this mode, the tilemap attribute byte is also interpreted differently: bit 0 is still ULA over Tilemap (or 9th bit of tile data index) but the top 7 bits are extended palette offset (the least significant bit is the value of the pixel itself). In this mode, transparency is checked against Global Transparency Register \$14 colour, not against the four-bit tilemap colour index.

## Default Tilemap Attribute Register \$6C

If single byte tilemap mode is selected (bit 5 of Tilemap Control Register $\$ 6 \mathrm{~B}$ set), this register defines attributes for all tiles.

| Bit | Effect |
| :---: | :--- |
| $7-4$ | Palette offset |
| 3 | 1 to mirror tiles in X direction |
| 2 | 1 to mirror tiles in Y direction |
| 1 | 1 rotate tiles $90^{\circ}$ clockwise |
| 0 | In 512 tile mode, bit 8 of tile index |
|  | 1 for ULA over tilemap, 0 for tilemap over ULA |

Tilemap Base Address Register \$6E
Bit Effect
7-6 Ignored, set to 0
5-0 Most significant byte of tilemap data offset in bank 5

Tile Definitions Base Address Register \$6F

| Bit | Effect |
| :--- | :--- |
| $7-6$ | Ignored, set to 0 |
| $5-0$ | Most significant byte of tile definitions offset in bank 5 |

### 3.7 Sprites

One of the frequently used "my computer is better" arguments from owners and developers of contemporary systems such as Commodore 64 was hardware supported sprites. To be fair, they had a point - poor old Speccy had none. But Next finally rectifies this with a sprite system that far supersedes even later 16-bit era machines such as Amiga. And as we'll see, it's really simple to program too!

Some of the capabilities of Next sprites:

- 128 simultaneous sprites
- 16x16 pixels per sprite
- Magnification of $2 \mathrm{x}, 4 \mathrm{x}$ or 8 x horizontally and vertically
- Mirroring and rotation
- Sprite grouping to form larger objects
- 512 colours from 2256 colour palettes
- Per sprite palette
- Built-in sprite editor

So lots of reasons to get excited! Let's dig in!

### 3.7.1 Editing

Before describing how sprites hardware works, it would be beneficial to know how to draw them. As mentioned, Next comes with a built-in sprite editor. To use it, change to desired folder, then enter .spredit <filename> in BASIC or command line. The editor is quite capable and can even be used with a mouse if you have one attached to your Next (or in the emulator). Alternatively, if you're developing cross-platform, you can download UDGeed-Next ${ }^{7}$ or use Remy's Sprite, Tile and Palette editor ${ }^{8}$. They all share very similar feature sets, so try them out and decide for yourself.

### 3.7.2 Patterns

Next sprites have a fixed size of $16 \times 16$ pixels. Their display surface is $320 \times 256$, overlapping the ULA by 32 pixels on each side. Or in other words, to draw the sprite fully on-screen, we need to position it to $(32,32)$ coordinate. And the last coordinate where the sprite is fully visible at the bottom-right edge is $(271,207)$. This allows sprites to be animated in and out of the visible area. Sprites can be made visible or invisible when over the border as well as rendered on top or below Layer 2 and ULA, all specified by Sprite and Layers System Register \$15. It's also possible to further restrict sprite visibility within provided clip window using Clip Window Sprites Register $\$ 19$.

[^11]Sprite patterns (or pixel data) are stored in Next FPGA internal 16K memory. As mentioned, sprites are always $16 \times 16$ pixels but can be 8 -bit or 4 -bit.

- 8 -bit sprites use full 8 -bits to specify colour, so each pixel can be of any of 256 colours from the sprite palette of which one acts as transparent. Hence each sprite occupies 256 bytes of memory and 64 sprites can be stored.
- 4-bit sprites use only 4 -bits for colour, so each pixel can only choose from 16 colours, one of which is reserved for transparency. However this allows us to store 2 colours per byte, so these sprites take half the memory of 8 -bit ones: 128 bytes each, meaning 128 sprites can be stored in available memory.


### 3.7.3 Palette

Each sprite can specify its own palette offset. This allows sprites to share image data but use different colours. 4 bits are used for palette offset, therefore the final colour index within the current sprite palette (as defined by Enhanced ULA Control Register \$43) is determined using the following formula:

8-bit sprites

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $P_{3}$ | $P_{2}$ | $P_{1}$ | $P_{0}$ | 0 | 0 | 0 | 0 |


| + | $S_{7}$ | $S_{6}$ | $S_{5}$ | $S_{4}$ | $S_{3}$ | $S_{2}$ | $S_{1}$ | $S_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $=$ | $C_{7}$ | $C_{6}$ | $C_{5}$ | $C_{4}$ | $C_{3}$ | $C_{2}$ | $C_{1}$ | $C_{0}$ |

If default palette offset and default palette are used, sprite colour index can be interpretted as RGB332 colour.
$P_{n}$ is palette offset bit, $S_{n}$ sprite colour index bit and $C_{n}$ final colour index.
Transparent colour is defined with Sprites Transparency Index Register \$4B.

### 3.7.4 Combined Sprites

## Anchor Sprites

These are "normal" $16 \times 16$ pixel sprites, as described in previous sections. They act as standalone sprites.

The reason they are called "anchors" is because multiple sprites can be grouped together to form larger sprites. In such case "anchor" acts as a parent and all its "relative" sprites are tied to it. In order to combine sprites, anchor needs to be defined first, immediately followed by all its relative sprites. The group ends with the next anchor sprite which can either be another standalone sprite, or an anchor for another sprite group. For example, if sprite 5 is setup as an anchor, its relative sprites must be followed at $6,7,8 \ldots$ until another sprite that's setup as "anchor".

There are 2 types of relative sprites: composite and unified sprites.

## Composite Relative Sprites

Composite sprites inherit certain attributes from their anchor.

Inherited attributes:

- Visibility
- X
- Y
- Palette offset
- Pattern number
- 4 or 8 -bit pattern

NOT inherited:

- Rotation
- X \& Y mirroring
- X \& Y scaling

Relative sprites only have 8-bits for X and Y coordinates (ninth bits are used for other purposes). But as the name suggests, these coordinates are relative to their parent anchor sprite so they are usually positioned close by. When the anchor sprite is moved to a different position on the screen, all its relatives are also moved by the same amount.

Visibility of relative sprites is determined as AND between anchor visibility and relative sprite visibility. This way individual relative sprites can be made invisible independently from their anchor, but if the anchor is invisible, then all its relative sprites will also be invisible.

Relative sprites inherit 4 or 8-bit setup from their anchor. They can't use a different type but can use a different palette offset than its anchor.

It's also possible to tie relative sprite's pattern number to act as an offset on top of its anchor's pattern number and thus easily animate the whole sprite group simply by changing the anchor's pattern number.

## Unified Relative Sprites

Unified relative sprites are an extension of the composite type. Everything described above applies here as well.

The main difference is the hardware will automatically adjust relative sprites X , Y , rotation, mirroring and scaling attributes according to changes in anchor. So relatives will rotate, mirror and scale around the anchor as if it was a single larger sprite.

### 3.7.5 Attributes

Attributes are 4 or 5 bytes that define where and how the sprite is drawn. The data can be set either by selecting sprite index with Sprite Status/Slot Select \$303B and then continuously sending bytes to Sprite Attribute Upload $\$ \mathrm{xx} 57$ (which automatically increments sprite index after all data for single sprite is transferred) or by calling individual direct access Next registers $\$ 35-\$ 39$ or their auto-increment variants $\$ 75-\$ 79$. See registers section for a description of individual bytes:

- Byte 0: Sprite port-mirror Attribute 0 Register $\$ 35$
- Byte 1: Sprite port-mirror Attribute 1 Register $\$ 36$
- Byte 2: Sprite port-mirror Attribute 1 Register \$37
- Byte 3: Sprite port-mirror Attribute 1 Register $\$ 38$
- Byte 4: Sprite port-mirror Attribute 1 Register $\$ 39$


### 3.7.6 Examples

Reading about sprites may seem complicated, but in practice, it's quite simple. The following pages include sample code for working with sprites. To preserve space, only partial code demonstrating relevant parts is included. You can find full source code on GitHub https: //github.com/tomaz/zx-next-dev-guide.

## Loading Patterns into FPGA Memory

Before we can use sprites, we need to load their data into FPGA memory. This example introduces a generic routine that uses DMA ${ }^{9}$ to copy from given memory to FPGA. Don't worry if it seems like magic - it's implemented as a reusable routine, just copy it to your project. Routine requires 3 parameters:

- HL Source address of sprites to copy from
- BC Number of bytes to copy
- A Starting sprite number to copy to

```
LoadSprites:
    LD BC, $303B ; Prepare port for sprite index
    OUT (C), A ; Load index of first sprite
    LD (.dmaSource), HL ; Copy sprite sheet address from HL
    LD (.dmaLength), BC ; Copy length in bytes from BC
    LD HL, .dmaCode ; Setup source for OTIR
    LD B, .dmaCodeLength ; Setup length for OTIR
    LD C, $6B ; Setup DMA port
    OTIR ; Invoke DMA code
    RET
.dmaCode:
    DB %10000011 ; Disable DMA
    DB %01111101 ; WRO transfer mode, A->B, write adress + block length
.dmaSource:
    DW 0 ; WRO port A, source address
.dmaLength:
    DW 0 ; WRO block length in bytes
    DB %01010100 ; WR1 read A, increment, to memory, bitmaks
    DB %00000010 ; WR1 cycle port A length
    DB %01101000 ; WR2 write B, port B address fixed, B is IO
    DB %00000010 ; WR2 cycle length B
    DB %10101101 ; WR4 continuous mode, write destination address
    DW $5B ; Sprite image port $xx5B
    DB %10000010 ; WR5 restart on end of block
    DB %11001111 ; WR6 load
    DB %10000111 ; WR6 enable DMA
.dmaCodeLength: EQU $-.dmaCode
```

Perhaps worth noting: routine uses a technique called "self-modifying code". As the name suggests, this means that the program modifies itself in RAM. In this case it modifies 2 addresses "marked" by .dmaSource and .dmaLength labels. But it's also possible to modify opcodes (in this case NOPs are frequently used as placeholders). Either way, careful planning is required to avoid writing over undesired parts.
And secondly, note the use of a dot in front of some labels. Many assemblers allow this notation for local labels, only "visible" to code between 2 normal labels (without dot prefix).

[^12]
## Loading Sprites

Using loadSprites routine is very simple. This example assumes you've edited sprites with one of the editors and saved them as sprites.spr file in the same folder as the assembler code:

```
    LD HL, sprites ; Sprites data source
    LD BC, 16*16*5 ; Copy 5 sprites, each 16x16 pixels
    LD A, 0 ; Start with first sprite
    CALL LoadSprites ; Load sprites to FPGA
sprites:
    INCBIN "sprites.spr" ; Sprite sheets file
```


## Enabling Sprites

After sprites are loaded into FPGA memory, we need to enable them:

```
NEXTREG $15, %01000001 ; Sprite 0 on top, SLU, sprites visible
```


## Displaying a Sprite

Sprites are now loaded into FPGA memory, they are enabled, so we can start displaying them. This example displays the same sprite pattern twice, as two separate sprites:

```
NEXTREG $34, 0
NEXTREG $35, 100 ; X=100
; First sprite
NEXTREG $36, 80 ; Y=80
NEXTREG $37, %00000000
; Palette offset, no mirror, no rotation
NEXTREG $38, %10000000
Visible, no byte 4, pattern 0
NEXTREG $34, 1 ; Second sprite
NEXTREG $35, 86 ; X=86
NEXTREG $36, 80 ; Y=80
NEXTREG $37, %00000000 ; Palette offset, no mirror, no rotation
NEXTREG $38, %10000000 ; Visible, no byte 4, pattern 0
```


## Displaying Combined Sprites

Even handling combined sprites is much simpler in practice than in theory! This example combines 4 sprites into a single one using unified relative sprites. Note use of "inc" register $\$ 79$ which auto-increments sprite index for next sprite:

```
NEXTREG $34, 2
; Select third sprite
NEXTREG $35, 150 ; X=150
NEXTREG $36, 80 ; Y=80
NEXTREG $37, %00000000 ; Palette offset, no mirror, no rotation
NEXTREG $38, %11000001 ; Visible, use byte 4, pattern 1
NEXTREG $79, %00100000 ; Anchor with unified relatives, no scaling
NEXTREG $35, 16 ; X=AnchorX+16
NEXTREG $36, 0 ; Y=AnchorY+0
NEXTREG $37, %00000000 ; Palette offset, no mirror, no rotation
NEXTREG $38, %11000010 ; Visible, use byte 4, pattern 2
NEXTREG $79, %01000000 ; Relative sprite
NEXTREG $35, 0 ; X=AnchorX+0
NEXTREG $36, 16 ; Y=AnchorY+16
NEXTREG $37, %00000000 ; Palette offset, no mirror, no rotation
NEXTREG $38, %11000011 ; Visible, use byte 4, pattern 3
NEXTREG $79, %01000000 ; Relative sprite
NEXTREG $35, 16 ; X=Anchor X+16
NEXTREG $36, 16 ; Y=AnchorY+16
NEXTREG $37, %00000000 ; Palette offset, no mirror, no rotation
NEXTREG $38, %11000100 ; Visible, use byte 4, pattern 4
NEXTREG $79, %01000000 ; Relative sprite
```

Because we use combined sprite, we only need to update the anchor to change all its relatives. And because we set it up as unified relative sprites, even rotation, mirroring and scaling is inherited as if it was a single sprite!

```
NEXTREG $34, 1
Select second sprite
NEXTREG $35, 200 ; X=200
NEXTREG $36, 100 ; Y=100
NEXTREG $37, %00001010 ; Palette offset, mirror X, rotate
NEXTREG $38, %11000001 ; Visible, use byte 4, pattern 1
NEXTREG $39, %00101010 ; Anchor with unified relatives, scale X$Y
```


### 3.7.7 Sprite Registers

## Sprite Status/Slot Select \$303B

Write: sets active sprite attribute and pattern slot index used by Sprite Attribute Upload \$xx57 and Sprite Pattern Upload \$xx5B.
Bit Effect
7 Set to 1 to offset reads and writes by 128 bytes
6-0 0-63 for pattern slots and 0-127 for attribute slots
Read: returns sprite status information

| Bit | Effect |
| :---: | :--- |
| $7-2$ | Reserved |
| 1 | 1 if sprite renderer was not able to render all sprites; read will reset to 0 |
| 0 | 1 when collision between any 2 sprites occurred; read will reset to 0 |

## Sprite Attribute Upload \$xx57

Uploads the attributes for the currently selected sprite slot. Attributes require 4 or 5 bytes. After all bytes are sent, the sprite index slot automatically increments. See the following Next registers that directly set the value for specific bytes:

- Byte 0: Sprite port-mirror Attribute 0 Register $\$ 35$
- Byte 1: Sprite port-mirror Attribute 1 Register $\$ 36$
- Byte 2: Sprite port-mirror Attribute 1 Register $\$ 37$
- Byte 3: Sprite port-mirror Attribute 1 Register $\$ 38$
- Byte 4: Sprite port-mirror Attribute 1 Register $\$ 39$


## Sprite Pattern Upload \$xx5B

Uploads sprite pattern data. 256 bytes are needed for each sprite. For 8 -bit sprites, each pattern slot contains a single sprite. For 4-bit sprites, it contains 2128 byte sprites. After 256 bytes are sent, the target pattern slot is auto-incremented.

| Bit | Effect |
| ---: | :--- |
| $7-0$ | Next byte of pattern data for current sprite |

## Peripheral 4 Register $\$ 09$

```
Bit Effect
    7}1\mathrm{ to enable AY2 "mono" output (A+B+C is sent to both R and L channels, makes it
        a bit louder than stereo mode)
    6 1 to enable AY1 "mono" output, 0 default
    5 1 to enable AY0 "mono" output (0 after hard reset)
    4 1 to lockstep Sprite port-mirror Index Register $34 and Sprite Status/Slot Select
        $303B
    3 1 to reset mapram bit in DivMMC
    2 1 to silence HDMI audio (0 after hard reset) (since core 3.0.5)
    1-0 Scanlines weight (0 after hard reset)
        Core 3.1.1+ Older cores
        0 0 ~ S c a n l i n e s ~ o f f ~ S c a l i n e s ~ o f f ~
        0 1 ~ S c a n l i n e s ~ 5 0 \% ~ S c a n l i n e s ~ 7 5 \% ~
        10 Scanlines 50% Scanlines 25%
        11 Scanlines 25% Scanlines 12.5%
```


## Sprite and Layers System Register \$15

See description under Tilemap chapter, section ??.

## Clip Window Sprites Register \$19

## Bit Effect

7-0 Reads or writes clip-window coordinates for Sprites
4 coordinates need to be set: X1, X2, Y1 and Y2. Sprites will only be visible within these coordinates. Positions are inclusive. Default values are $0,255,0,191$. Origin ( 0,0 ) is located 32 pixels to the top-left of ULA top-left coordinate.

Which coordinate gets set, is determined by index. As each write to this register will also increment index, the usual flow is to reset the index to 0 with Clip Window Control Register $\$ 1 \mathrm{C}$, then write all 4 coordinates in succession.

When "over border" mode is enabled (bit 1 of Sprite and Layers System Register \$15), X coordinates are doubled internally.

## Clip Window Control Register \$1C

See description under Layer 2 chapter, section ??.

## Sprite Port-Mirror Index Register \$34

If sprite id lockstep in Peripheral 4 Register $\$ 09$ is enabled, write to this registers has same effect as writing to Sprite Status/Slot Select \$303B.

| Bit | Effect |
| :---: | :--- |
| 7 | Set to 1 to offset reads and writes by 128 bytes |

6-0 0-63 for pattern slots and 0-127 for attribute slots

Sprite port-mirror Attribute 0 Register \$35
Bit Effect
7-0 Low 8 bits of X position

Sprite port-mirror Attribute 1 Register \$36
Bit Effect
7-0 Low 8 bits of Y position

## Sprite port-mirror Attribute 2 Register \$37

| Bit | Effect |
| :---: | :--- |
| $7-4$ | Palette offset |
| 3 | 1 to enable X mirroring, 0 to disable |
| 2 | 1 to enable Y mirroring, 0 to disable |
| 1 | 1 to rotate sprite $90^{\circ}$ clockwise, 0 to disable |
| 0 | Anchor sprite: most significant bit of X coordinate |
|  | Relative sprite: 1 to add anchor palette offset, 0 to use independent palette offset |

## Sprite port-mirror Attribute 3 Register \$38

[^13]
## Sprite port-mirror Attribute 4 Register $\$ 39$

For anchor sprites:


For composite relative sprites:
Bit Effect
7-6 01 needs to be used for relative sprites
5 4-bit mode: N6, 1 to use bytes $0-127,0$ to use bytes 128 -255 of pattern slot 8 -bit mode: not used, set to 0
4-3 X axis scale factor, see below
2-1 Y axis scale factor, see below
01 to enable relative pattern offset, 0 to use independent pattern index
For unified relative sprites
Bit Effect
7-6 01 needs to be used for relative sprites
5 4-bit mode: N6, 1 to use bytes $0-127,0$ to use bytes 128 - 255 of pattern slot 8 -bit mode: not used, set to 0
4-1 Set to 0; scaling is defined by anchor sprite
01 to enable relative pattern offset, 0 to use independent pattern index

## Palette Index Register \$40

Palette Value Register \$41
Enhanced ULA Control Register $\$ 43$
Enhanced ULA Palette Extension \$44
See description under Palette chapter, section ??

Sprites Transparency Index Register \$4B
Bit Effect
7-0 Sets index of transparent colour inside sprites palette.
For 4 -bit sprites, low 4 bits of this register are used.

## Sprite Port-Mirror Attribute N (With Inc) Register \$75-\$79

This set of registers work the same as their non-inc counterpart in $\$ 35-\$ 39$; writes byte $0-4$ of Sprite attributes for currently selected sprite, except $\$ 7 \mathrm{X}$ variants also increment Sprite PortMirror Index Register $\$ 34$ after write. When batch updating multiple sprites, typically the first sprite is selected explicitly, then $\$ 3 \mathrm{X}$ registers are used until the last write, which occurs through $\$ 7 \mathrm{X}$ register. This way we'll also increment the sprite index for the next iteration.

### 3.8 Sound

Next inherits the same 3 AY-3-8912 chips setup as used in 128K Spectrums. This allows us to reuse many of the pre-existing applications and routines to play sound effects and music.

### 3.8.1 AY Chip Registers

AY chip has 3 sound channels, called A, B and C. Combined with 3 chips, this allows us to produce 9 channel music. Programming wise, each of the 3 chips needs to be selected first via Turbo Sound Next Control \$FFFD register. Afterwards, we can set various parameters through Peripheral 3 Register $\$ 08$ and Peripheral 4 Register $\$ 09$.

AY chip is controlled by 14 internal registers. To program them, we first need to select the register with Turbo Sound Next Control \$FFFD and then write the value with Sound Chip Register Write \$BFFD.

### 3.8.2 Editing and Players

Several applications can produce sounds or music compatible with the AY chip. For sounds, Shiru's AYFX Player ${ }^{10}$ can be used. This program also includes a Z80 native player that can directly load and play sound effects. Alternatively, Remy's AY audio generator website ${ }^{11}$ can produce exactly the same results and is fully compatible with AYFX Player.

A different way of playing sounds is to convert the WAV file into 1,2 or 4 -bit per sample sound with the ChibiWave application. Sounds take a bit more memory this way but are much easier to create. You can find the application, as well as tutorial and playback source code on Chibi Akumas website ${ }^{12}$. While there, definitely check other tutorials too - they're all high quality and available as both, written posts and YouTube videos.

For creating music there are also several options. NextDAW ${ }^{13}$ is native composer that runs on ZX Spectrum Next itself. Or if you prefer cross-platform, Arkos Tracker ${ }^{14}$ or Vortex Tracker ${ }^{15}$ should do the job. All include "drivers"; Z80 code you can include in your program that can load and play created music.

[^14]
### 3.8.3 Examples

Before we can start playing sounds, we need to enable the sound hardware. While this is usually enabled by default, it's nonetheless a good idea to ensure our program will always run under the same conditions.

```
; Setup Turbo Sound chip
LD BC, $FFFD ; Turbo Sound Next Control Register
LD A, %11111101 ; Enable left+right audio, select AY1
OUT (C), A
; Setup mapping of chip channels to stereo channels
NEXTREG $08, %00010010 ; Use ABC, enable internal speaker $turbosound
NEXTREG $09, %11100000 ; Enable mono for AY1-3
```

Programming AY consists of writing various values to its registers. As mentioned, this is a twostep process: first select register number, then write the value. Multiple writes are required for each tone to set period, volume etc. To make it simpler, I created a subroutine. It takes 2 parameters: A for register number ( $0-13$ ) and $D$ with value to write.

```
WriteDToAYReg:
    ; Select desired register
    LD BC, $FFFD
    OUT (C), A
    ; Write given value
    LD A, D
    LD BC, $BFFD
    OUT (C), A
    RET
```

Companion code on GitHub includes expanded code as well as a simple player that plays multiple tones in sequence. For the purposes of this book, I used Remy's AY audio generator website to load one of the example effects, then manually copied raw values into the source code. Laborious process to say the least - this is not how effects should be handled in real life. But I wanted to learn and demonstrate how to program AY chip, not how to use ready-made drivers to play effects or music. Furthermore, my "player" blocks the main loop; ideally, sound effects and music would play on the interrupt handler. This could be a nice homework for the reader - example in section ?? should give you an idea of how to achieve this - happy coding!

### 3.8.4 Sound Registers

## Turbo Sound Next Control \$FFFD

When bit 7 is 1 :

| Bit | Effect |
| :---: | :---: |
| 7 | 1 |
| 6 | 1 to enable left |
| 5 | 1 to enable rig |
| 4-2 | Must be 1 |
| 1-0 | Selects active |
|  | 00 Unused |
|  | 01 AY3 |
|  | 10 AY2 |
|  | 11 AY1 |

When bit 7 is 0 :

| Bit | Effect |
| :---: | :--- |
| 7 | 0 |

6-0 Selects given AY register number for read or write from active sound chip

## Sound Chip Register Write \$BFFD

| Bit | Effect |
| :---: | :--- |
| $7-0$ | Writes given value to currently selected register: |

0 - Channel A tone, low byte

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A tone |  |  |  |  |  |  |  |

2 - Channel B tone, low byte

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| B tone |  |  |  |  |  |  |  |

4 - Channel C tone, low byte

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| C tone |  |  |  |  |  |  |  |

1 - Channel A tone, high 4-bits

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | A tone high |  |  |  |

3 - Channel B tone, high 4-bits

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | B tone high |  |  |  |

5 - Channel C tone, high 4-bits

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | C tone high |  |  |  |

## 6 - Noise period

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | Noise Period |  |  |  |  |

## 8 - Channel A volume/envelope

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | A Volume |  |  |  |

## 10 - Channel C volume/envelope

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | C Volume |  |  |  |

11 - Envelope period fine

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Envelope bits 7-0 |  |  |  |  |  |  |  |

## 7 - Flags

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | C | B | A | C | B | A |  |  |
| 0 | 0 | Noise |  |  |  | Tone |  |  |  |

## 9 - Channel B volume/envelope

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | B Volume |  |  |  |

Note: Registers $8-10$ work as volume control if bit 4 is 0 , otherwise envelop generator is used (see registers 11-13). In this case bits 3-0 are ignored.

## 12 - Envelope period coarse

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Envelope bits $15-8$ |  |  |  |  |  |  |  |

## 13 - Envelope shape

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | $C$ | $A_{t}$ | $A_{l}$ | $H$ |

H "Hold"
1 envelope generator performs 1 cycle then holds the end value
0 cycles continuously
$A_{l}$ "Alternate"
If "hold" set
1 the value held is initial value
0 the value held is the final value
If "hold" not set
1 envelope generator alters direction after each cycle
0 resets after each cycle
$A_{t}$ "Attack"
1 the generator counts up
0 the generator counts down
$C$ "Continue"
1 "hold" is followed
0 the envelope generator performs one cycle then drops volume to 0 and stays there, overriding "hold"

## Peripheral 2 Register \$06

## Bit Effect

71 to enable CPU speed mode key "F8", 0 to disable (1 after soft reset)
6 Core 3.1.2+: Divert BEEP-only to internal speaker ( 0 after hard reset)
Pre core 3.1.2: DMA mode, 0 zxnDMA, 1 Z80 DMA ( 0 after hard reset)
5 Core 2.0+: 1 to enable "F3" key ( $50 / 60 \mathrm{~Hz}$ switch) (1 after soft reset) Pre core 2.0: "Enable Lightpen"
41 to enable DivMMC automap and DivMMC NMI by DRIVE button (0 after hard reset)
31 to enable multiface NMI by M1 button (0 after hard reset)
21 to set primary device to mouse in PS/2 mode, 0 to set to keyboard
1-0 Audio chip mode:
00 YM
01 AY
10 Disabled
11 Core 3.0+: Hold all AY in reset

## Peripheral 3 Register $\$ 08$

Bit Effect
71 unlock / 0 lock port \$7FFD paging
61 to disable RAM and I/O port contention ( 0 after soft reset)
5 AY stereo mode $(0=\mathrm{ABC}, 1=\mathrm{ACB})(0$ after hard reset)
4 Enable internal speaker (1 after hard reset)
3 Enable 8-bit DACs (A,B,C,D) (0 after hard reset)
2 Enable port \$FF Timex video mode read (0 after hard reset)
1 Enable Turbosound (currently selected AY is frozen when disabled) (0 after hard reset)
0 Implement Issue 2 keyboard (port $\$$ FE reads as early ZX boards) ( 0 after hard reset)

## Peripheral 4 Register $\$ 09$

See description under Sprite chapter, section ??.

This page intentionally left empty

### 3.9 Keyboard

Next inherits ZX Spectrum keyboard handling, so all legacy programs will work out of the box. Additionally, it allows reading the status of extended keys.

### 3.9.1 Legacy Keyboard Status

ZX Spectrum uses $8 \times 5$ matrix for reading keyboard status. This means 40 distinct keys can be represented. The keyboard is read from ULA Control Port \$xxFE with particular high bytes. There are 8 possible bytes, each will return the status of 5 associated keys. If a key is pressed, the corresponding bit is set to 0 and vice versa.

Example for checking if P or I is pressed:

```
    LD BC, $DFFE ; We want to read keys..... YUIOP
    IN A, (C) ; A holds values in bits... 43210
checkP:
    BIT 0, A ; test bit 0 of A (P key)
    JR NZ checkI ; if bit0=1, P not pressed
    ... ; P is pressed
checkI:
    BIT 2, A ; test bit 2 of A (I key)
    JR NZ continue ; if bit2=1, I not pressed
    ... ; I is pressed
continue:
```

As mentioned in Ports chapter, section ??, we can slightly improve performance if we replace first two lines with:

```
LD A, $DF
IN ($FE)
```

Reading the port in first example requires 22 t-states $(10+12)$ vs. $18(7+11)$. The difference is small, but it can add up as typically keyboard is read multiple times per frame.

The first program is more understandable at a glance - the port address is given as a whole 16bit value, as usually provided in the documentation. The second program splits it into 28 -bit values, so intent may not be immediately apparent. Of course, one learns the patterns with experience, but it nonetheless demonstrates the compromise between readability and speed.

### 3.9.2 Next Extended Keys

Next uses larger $8 \times 7$ matrix for keyboard, with 10 additional keys. By default, hardware is translating keys from extra two columns into the existing $8 \times 5$ set. But you can turn this off with bit 4 of ULA Control Register \$68. Extra keys can be read separately via Extended Keys 0 Register \$BO and Extended Keys 1 Register \$B1.

### 3.9.3 Keyboard Registers

## ULA Control Port \$xxFE

Returns keyboard status when read with certain high byte values:

| xx | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :--- | :--- |
| \$7F | B | N | M | Symb | Space |
| \$BF | H | J | K | L | Enter |
| \$DF | Y | U | I | 0 | P |
| \$EF | 6 | 7 | 8 | 9 | 0 |
| \$F7 | 5 | 4 | 3 | 2 | 1 |
| \$FB | T | R | E | W | Q |
| \$FD | G | F | D | S | A |
| \$FE | V | C | X | Z | Caps |

Bits are reversed: if a key is pressed, the corresponding bit is 0 , if a key is not pressed, bit is 1 .
Note: when written to, ULA Control Port $\$ \mathrm{xxFE}$ is used to set border colour and audio devices.
See description under ULA chapter, section ?? for details.

## ULA Control Register \$68

See description under Tilemap chapter, section ??.

Extended Keys Registers 0 (\$BO) \& 1 (\$B1)

| Bit | Effect | \$B0 | \$B1 |
| :---: | :--- | :--- | :--- |
| 7 | 0 if key pressed, 1 otherwise | $;$ | Delete |
| 6 | 0 if key pressed, 1 otherwise | $"$ | Edit |
| 5 | 0 if key pressed, 1 otherwise | , | Break |
| 4 | 0 if key pressed, 1 otherwise | $\cdot$ | Inv Video |
| 3 | 0 if key pressed, 1 otherwise | Up | True Video |
| 2 | 0 if key pressed, 1 otherwise | Down | Graph |
| 1 | 0 if key pressed, 1 otherwise | Left | Caps Lock |
| 0 | 0 if key pressed, 1 otherwise | Right | Extend |

Available since core 3.1.5

### 3.10 Interrupts on Next

Maskable interrupts on ZX Spectrum:

- Mode 0: meant for interrupts triggered by an external device. Instruction to be executed needs to be placed on the data bus (RST or CALL for example). On ZX Spectrum this is the mode that is enabled by default when the device powers up. But ROM soon sets up mode 1.
- Mode 1: on ZX Spectrum, this interrupt is triggered by vertical blanking if the screen refresh, roughly 50 times per second. When this occurs, current contents of PC counter are pushed onto stack SP, then the address of $\$ 0038$ is loaded and a program stored on that location will start running. On ZX Spectrum Next this interrupt is responsible for updating the system variable frame counter and scanning the keyboard.
- Mode 2: similar to IM 1 in frequency and handling, but uses vector table to jump to interrupt program instead of executing hard code ROM routine thus allowing the user to set their own interrupt handler.

On ZX Spectrum Next interrupt handler can be replaced by either:

- Setting Z80 to IM 2 mode and configuring custom interrupt handler routine
- Paging out ROM (as described in section ??) and replace it with RAM page with custom interrupt routine at address \$0038

You can also adjust timing of the interrupts with Next/TBBlue Feature Control Registers \$22 and $\$ 23$.

Example of setting up custom interrupt vectors with IM $2^{16}$ :

```
DI
    LD HL, vectorTable ; HL=address of vector table
    LD DE, IM2Handler ; DE=address of IM2 handler routine
    LD B, 128 ; 128 vector addresses
    LD A, H
    LD I, A ; I=high byte of vector table
setupVectorTable: ; fills in vector table 128x
    LD (HL), E
    INC HL
    LD (HL), D
    INC HL
    DJNZ setupVectorTable
    IM 2 ; enable mode 2 interrupts
    EI
    RET
IM2Handler: ; this is called every time IM2 interrupt occurs
    ... ; implement interrupt handler here
    EI ; when complete call EI
    RETI ; end return from interrupt
    ORG $F000 ; needs to be on 256 byte boundary
vectorTable:
    DEFS 256 ; 128x2
```

[^15]
## Chapter 4

## Instructions at a Glance

This chapter presents all instructions at a glance for quick info and to easily compare them when choosing the most optimal combination for the task at hand. Instructions are grouped into logical sections based on the area they operate on.

## Instruction Execution

B Number of bytes instruction uses in RAM
Mc Number of machine cycles instruction takes to complete
Ts Number of clock periods instruction requires to complete

## Flags

SF Set if 2-complement value is negative.
ZF Set if the result is zero.
HY The half-carry of an addition/subtraction (from bit 3 to 4 ). Needed for BCD correction with DAA
PV This flag can either be the parity of the result (PF), or 2-complement signed overflow (VF): set if 2-complement value doesn't fit in the register
NF Shows whether the last operation was an addition (0) or a subtraction (1). This information is needed for DAA

CF The carry flag, set if there was a carry from the most significant bit
(copied from section ?? as convenience)

## Effects

$0 / 1 \quad$ Flag is set to 0 or 1
$\uparrow \quad$ Flag is modified according to operation

- Flag is not affected
? Effect on flag is unpredictable
VF $\mathrm{P} / \mathrm{V}$ flag is used as overflow
PF P/V flag is used as parity
- Special case, see description under the table or in chapter ??


## Notes

YF and XF flags are not represented in the tables; they're irrelevant from the programmer point of view. They usually contain a copy of bit 5 and 3 of the accumulator A, but special cases are described.

I used 4 sources for comparing effects: Z80 undocumented ${ }^{1}$, Programming the Z80 third edition $^{2}$, Zilog Z80 manual ${ }^{3}$ and Next Dev Wiki ${ }^{4}$. Where different and I couldn't verify, I opted for variant that matches most sources with slightly greater precedence for Next Dev Wiki side.

[^16]
### 4.1 8-Bit Arithmetic and Logical



[^17]
### 4.2 16-Bit Arithmetic



### 4.3 8-Bit Load


(continued on next page)

| Mnemonic | Symbolic Operation | Flags |  |  |  |  |  | Opcode |  |  |  | B | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SF | ZF | HF |  | NF | CF | 76 |  | 210 | Hex |  |  |  |  |
| LD (BC) , A | (BC) $\leftarrow \mathrm{A}$ | - | - | - | - | - | - | 00 |  | 010 | 02 | 1B | 2 | 7 |  |
| LD (DE), A | (DE) $\leftarrow \mathrm{A}$ | - | - | - | - | - | - | 00 | 010 | 010 | 12 | 1в | 2 | 7 |  |
| LD (nm), A | $(\mathrm{nm}) \leftarrow \mathrm{A}$ | - | - | - | - | - | - | $\begin{aligned} & 00 \\ & k-- \\ & k-1 \end{aligned}$ | $\begin{gathered} 110 \\ -\quad \mathrm{m} \\ -\mathrm{n} \end{gathered}$ |  | $32$ | 3в | 4 | 13 |  |
| LD A, I | $\mathrm{A} \leftarrow \mathrm{I}$ | $\downarrow$ | $\downarrow$ | 0 | IFF2 | 0 | - | $\begin{aligned} & 11 \\ & 01 \end{aligned}$ | $\begin{aligned} & 101 \\ & 010 \end{aligned}$ |  | $\begin{aligned} & \text { ED } \\ & 57 \end{aligned}$ | 2B | 2 | 9 |  |
| LD A, R | $A \leftarrow R$ | $\uparrow$ | $\uparrow$ | 0 |  | 0 | - | $\begin{aligned} & 11 \\ & 01 \end{aligned}$ | $\begin{aligned} & 101 \\ & 011 \end{aligned}$ |  | $\begin{aligned} & \text { ED } \\ & 5 \mathrm{~F} \end{aligned}$ | 2B | 2 | 9 |  |
| LD I, A | $\mathrm{I} \leftarrow \mathrm{A}$ | - | - | - | - | - |  | $\begin{aligned} & 11 \\ & 01 \end{aligned}$ | $\begin{aligned} & 101 \\ & 000 \end{aligned}$ | $101$ | $\begin{aligned} & \text { ED } \\ & 47 \end{aligned}$ | 2B | 2 | 9 |  |
| LD R,A | $\mathrm{R} \leftarrow \mathrm{A}$ | - | - | - | - | - | - |  | $\begin{aligned} & 101 \\ & 001 \end{aligned}$ | $\begin{aligned} & 101 \\ & 111 \end{aligned}$ | $\begin{aligned} & \mathrm{ED} \\ & 4 \mathrm{~F} \end{aligned}$ | 2B | 2 | 9 |  |

### 4.4 General-Purpose Arithmetic and CPU Control

| Mnemonic | Symbolic Operation | Flags |  |  |  |  |  | Opcode |  |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SF |  | HF |  | NF | CF | 76 | 543 | 210 | Hex | B |  |  |  |
| DAA |  | $\downarrow$ | $\downarrow$ | $\uparrow$ | PF | - | $\downarrow$ | 00 | 100 | 111 | 27 | 1B | 1 | 4 |  |
| CPL | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ | - | - | 1 | - | 1 | - | 00 | 101 | 111 | 2 F | 18 | 1 | 4 |  |
| NEG | $A \leftarrow-A$ | $\uparrow$ | $\uparrow$ | $\downarrow$ | PF | 1 | $\downarrow$ | 11 | 101 |  | ED | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 000 | 100 | 44 |  |  |  |  |
| CCF ${ }^{1}$ | $\mathrm{CF} \leftarrow \overline{\mathrm{CF}}$ | - | - | - ${ }^{2}$ | - | 0 | $\downarrow$ | 00 | 111 | 111 | 3 F | 1B | 1 | 4 |  |
| SCF ${ }^{1}$ | $\mathrm{CF} \leftarrow 1$ | - | - | 0 | - | 0 | 1 | 00 | 110 | 111 | 37 | 1B | 1 | 4 |  |
| NOP |  | - | - | - | - | - | - | 00 | 000 | 000 | 00 | 1в | 1 | 4 |  |
| HALT |  | - | - | - | - | - | - | 01 | 110 | 110 | 76 | 1B | 1 | 4 |  |
| $D I^{3}$ | IFF1 $\leftarrow 0$ | - | - | - | - | - | - |  | 110 |  | F3 | 1B | 1 | 4 |  |
|  | IFF2 $\leftarrow 0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $E I^{3}$ | IFF1 $\leftarrow 1$ | - | - | - | - | - | - |  | 111 |  | FB | 1в | 1 | 4 |  |
|  | IFF2ヶ1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IM $0^{4}$ |  | - | - | - | - | - | - | 11 | 101 | 101 | ED | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 000 |  | 46 |  |  |  |  |
| IM $1^{4}$ |  | - | - | - | - | - | - | 11 | 101 | 101 | ED | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 010 | 110 | 56 |  |  |  |  |
| IM $2^{4}$ |  | - | - | - | - | - | - | 11 | 101 | 101 | ED | 2в | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 011 | 110 |  |  |  |  |  |

[^18]
### 4.5 16-Bit Load



### 4.6 Stack



### 4.7 Exchange

| Mnemonic | Symbolic Operation | Flags |  |  |  |  |  | Opcode |  |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SF | ZF | HF | PV | NF | CF | 76 |  | 210 | Hex | B |  |  |  |
| EX AF, AF' | AF↔AF, | $\bullet{ }^{1}$ |  | ${ }^{1}$ | ${ }^{1}$ | - ${ }^{1}$ | ${ }^{1}$ | 00 |  | 000 | 08 | 1B | 1 | 4 |  |
| EX DE, HL | DE↔HL | - | - | - | - | - | - | 11 |  | 011 | EB | 1B | 1 | 4 |  |
| EX (SP), HL | $\mathrm{H} \leftrightarrow(\mathrm{SP}+1)$ | - | - | - | - | - | - | 11 | 100 | 011 | E3 | 1B | 5 | 19 |  |
|  | $\mathrm{L} \leftrightarrow(\mathrm{SP})$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EX (SP), IX | $\underline{\mathrm{IX}}$ ¢ ${ }_{\text {(SP+1) }}$ | - | - | - | - | - | - | 11 | 011 | 101 | DD | 2B | 6 | 2 |  |
|  | $\mathrm{IX}_{1} \leftrightarrow(\mathrm{SP})$ |  |  |  |  |  |  | 11 | 100 |  | E3 |  |  |  |  |
| EX (SP), IY | $\underline{\mathrm{I}} \mathrm{H}_{\mathrm{h}}$ (SP+1) | - | - | - | - | - | - | 11 | 111 | 101 | FD | 2 B | 6 | 23 |  |
|  | $\underline{\mathrm{Y}} \mathrm{Y}$ (SP) |  |  |  |  |  |  | 11 | 100 |  | E3 |  |  |  |  |
| EXX | $\mathrm{BC} \leftrightarrow \mathrm{BC}$, | - | - | - | - | - | - |  | 011 | 001 | D9 | 1в | 1 | 4 |  |
|  | DE $\leftrightarrow \mathrm{DE}$, |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | HL↔HL' |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^19]
### 4.8 Bit Set, Reset and Test



### 4.9 Rotate and Shift

| Mnemonic | Symbolic Operation | Flags |  |  |  |  |  |  | Opcode |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SF | ZF | HF |  | PV | NF | CF | 76 | 6543 | 210 | Hex | B |  |  | Comments |
| RLC r | CFF $\checkmark$ 7¢0 |  | $\uparrow$ | 0 |  | PF | 0 |  |  | $\begin{aligned} & 11001 \\ & 00 \lcm{000} \end{aligned}$ | $\begin{gathered} 011 \\ k r \rightarrow 1 \end{gathered}$ | CB | 2в | 2 | 8 | $\begin{aligned} & \mathrm{rkr}+1 \\ & \hline \mathrm{~B} 000 \\ & \mathrm{C} 001 \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLC (HL) | CFF $\sqrt{7 \leftarrow 0}$ | $\uparrow$ | $\downarrow$ | 0 |  | PF | $0$ | $\uparrow$ | $\begin{aligned} & 11 \\ & 00 \end{aligned}$ | $\begin{array}{l\|} 11 \\ 001 \\ 00 \\ \hline 000 \\ \hline \end{array}$ | $\begin{array}{r} 011 \\ 110 \end{array}$ | $\begin{aligned} & \text { CB } \\ & 06 \end{aligned}$ | 2B | 4 | 15 | $\begin{array}{lll} \text { D } & 0 & 0 \\ \text { E } & 011 \\ \text { H } & 100 \end{array}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ) | CFF $\sqrt{7 \leftarrow 0}$ | $\uparrow$ |  | 0 |  | PF | 0 | $\downarrow$ | $\begin{array}{llll} 11 & 011 & 101 \\ 11 & 001 & 011 \\ k--- & d & ---7 \end{array}$ |  |  | $\begin{gathered} \text { DD } \\ \text { CB } \\ \ldots \\ 06 \end{gathered}$ | 4B | 6 | 23 | $\begin{array}{lll} \text { L } & 101 \\ \text { A } & 111 \end{array}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLC ( $\mathrm{I}+\mathrm{+d)}$ | CF $-7 \leftarrow 0$ | $\uparrow$ |  | 0 |  | PF | 0 | $\downarrow$ |  | 1111 |  | FD | 4в | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  | 1001 | 011 | CB |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | --- d - | --->1 | . |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 0000 | 110 | 06 |  |  |  |  |  |
| RLC $\mathrm{r},(\mathrm{IX}+\mathrm{d})$ | $r \leftarrow(I X+d)$ | $\downarrow$ | $\uparrow$ | 0 |  |  | PF | 0 | $\uparrow$ | 11 | 1011 | 101 | DD | 4в | 6 | 23 |  |
|  | RLC r |  |  |  |  |  |  |  |  | 1001 | 011 | CB |  |  |  |  |
|  | $(\mathrm{IX}+\mathrm{d}) \leftarrow \mathrm{r}$ |  |  |  |  |  |  |  |  | --- d - | --- 1 | . . |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | 0000 | $\mathrm{kr} \rightarrow$ |  |  |  |  |  |
| RLC $\mathrm{r},(\mathrm{IY}+\mathrm{d})$ | $r \leftarrow(I Y+d)$ | $\uparrow$ | $\downarrow$ | 0 |  |  | PF | 0 | $\downarrow$ |  | 1111 | 101 | FD | 4B | 6 | 23 |  |
|  | RLC r |  |  |  |  |  |  |  |  | 1001 | 011 | CB |  |  |  |  |  |
|  | $(\mathrm{I}+\mathrm{d}) \leftarrow \mathrm{r}$ |  |  |  |  |  |  |  |  | -- d - | --->1 | . . |  |  |  |  |  |
|  |  |  |  |  |  | $00000 \mathrm{kr} \rightarrow$ |  |  |  | . |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | $\uparrow$ |  |  |  |  |  |  |  |
| RRC $\mathrm{m}^{1}$ | $\rightarrow \rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 |  |  | PF | 0 | $\downarrow$ |  | 001 |  |  |  |  |  |  |
| RL m ${ }^{1}$ | CFF-7¢0 | $\downarrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ |  | 010 |  |  |  |  |  |  |  |
| RR m ${ }^{1}$ | $\rightarrow \rightarrow \rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ |  | 011 |  |  |  |  |  |  |  |
| SLA m ${ }^{1}$ | CFF-7¢0 -0 | $\downarrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ |  | 100 |  |  |  |  |  |  |  |
| SRA m ${ }^{1}$ | $\rightarrow 7 \rightarrow 0 \rightarrow$ CF | $\uparrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ |  | 101 |  |  |  |  |  |  |  |
| SLI m ${ }^{1,2}$ | [CF- $7 \leftarrow 0$ | $\uparrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ |  | 110 |  |  |  |  |  |  |  |
| SRL m ${ }^{1}$ | $0 \rightarrow 7 \rightarrow 0 \rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 |  | PF | 0 | $\downarrow$ | . 111 |  |  |  |  |  |  |  |  |
| SLL m ${ }^{3}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RLA | CFF-7¢0 | - | - | 0 |  |  | - | 0 | $\downarrow$ | 00010111 |  |  | 17 | 1в | 1 | 4 |  |
| RLCA | [CF- 5 [50 | - | - | 0 |  | - | 0 | $\uparrow$ | 00 | 0000 | 111 |  | 07 | 18 | 1 | 4 |  |
| RRA | $\rightarrow \rightarrow$ - $\rightarrow$ CF | - | - | 0 |  | - | 0 | $\downarrow$ | 00011111 |  |  | 1 F | 1в | 1 | 4 |  |  |
| RRCA | $\rightarrow \rightarrow$ ( $\rightarrow$ CF | - | - | 0 |  | - | 0 | $\uparrow$ | 00001111 |  |  | OF | 1в | 1 | 4 |  |  |
| RLD | $\mathrm{A} \underset{\frac{7-43-0}{\sqrt{7-43-0}}(\mathrm{HL})}{4}$ |  | $\downarrow$ | 0 |  | PF | 0 | - | $\begin{array}{lll} 11 & 101 & 101 \\ 01 & 101 & 111 \end{array}$ |  |  | $\begin{aligned} & \text { ED } \\ & 6 F \end{aligned}$ | 2в | 5 | 18 |  |  |
| RRD | $\mathrm{A} \frac{\sqrt{7-43-0} \frac{7}{7-43-0}}{(\mathrm{HL})}$ |  | $\downarrow$ | 0 |  | PF | 0 | - | $\begin{array}{lll} 11 & 101 & 101 \\ 01 & 100 & 111 \end{array}$ |  |  | $\begin{aligned} & \text { ED } \\ & 67 \end{aligned}$ | 2в | 5 | 18 |  |  |

[^20]
### 4.10 Jump

|  | Symbolic | Flags |  |  |  |  |  | Opcode |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operation |  |  | HF |  | NF | CF |  | 6543210 | Hex | B |  |  |  |
| JP nm | PC $\leftarrow \mathrm{nm}$ | - | - |  | - | - | - |  | 1000011 | C3 | Зв | 3 | 10 | $\frac{c \mid k c+1}{\mathrm{c} Z 000}$ |
|  |  |  |  |  |  |  |  |  | ---m ---* |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | ---n--->\| |  |  |  |  | z 001 |
| JP (HL) | PC ¢HL | - | - | - | - | - | - |  | 1101001 | E9 | 1B | 1 | 4 | $\begin{array}{ll}\text { NC } & \text { C10 } \\ \text { C } & 011\end{array}$ |
| JP (IX) | $\mathrm{PC} \leftarrow \mathrm{IX}$ | - | - | - | - | - | - |  | 1011101 | DD | 2в | 2 | 8 | PO 100 PE 101 |
|  |  |  |  |  |  |  |  |  | 1101001 | E9 |  |  |  | $\begin{array}{ll}\text { P } & 110\end{array}$ |
| JP (IY) | $\mathrm{PC} \leftarrow \mathrm{IY}$ | - | - | - | - | - | - |  | 1111101 | FD | 2в | 2 | 8 | M 111 |
|  |  |  |  |  |  |  |  |  | 1101001 | E9 |  |  |  |  |
| JP c, nm | if c=true: JP nm | - | - | - | - | - | - |  | $1 \mathrm{kc} \rightarrow 1010$ | . | Зв | 3 | 10 | p pp <br> NZ 00 |
|  |  |  |  |  |  |  |  |  | ---m ---* |  |  |  |  | Z 01 |
|  |  |  |  |  |  |  |  |  | ---n ---> |  |  |  |  | $\text { NC } 10$ |
| JR e | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$ | - | - | - | - | - | - |  | 0011000 | 18 | 2B | 3 | 12 |  |
|  |  |  |  |  |  |  |  |  | -- e-2 -->1 |  |  |  |  |  |
| JR p,e | if $\mathrm{p}=$ true: JR e | - | - | - | - | - | - |  | 0 1pp 000 | . | 2в | 2 | 7 | if $p=$ false |
|  |  |  |  |  |  |  |  |  | - e-2--> |  |  | 3 |  | if $p=$ true |
| DJNZ e | $B \leftarrow B-1$ | - | - | - | - | - | - | 00 | 0010000 | 10 | 2B | 2 | 8 | if $\mathrm{B}=0$ |
|  | if $B \neq 0$ : JR e |  |  |  |  |  |  |  | -- e-2 --- |  |  | 3 | 13 | if $B \neq 0$ |

Notes: e is a signed two-complement in the range - $127,129$.
$\mathrm{e}-2$ in the opcode provides an effective number of PC+e as PC is incremented by two prior to the addition of e.

### 4.11 Call and Return



### 4.12 Block Transfer, Search



### 4.13 Input

| Mnemonic | Symbolic Operation | Flags |  |  |  |  |  | Opcode |  |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SF | ZF | HF | PV | NF | CF | 76 | 543 | 210 | Hex | B |  |  |  |
| IN $\mathrm{A},(\mathrm{n})^{1}$ | $\mathrm{A} \leftarrow(\mathrm{n})$ | - | - | - | - | - | - | $\begin{aligned} & 11011011 \\ & k---n--->\mid \end{aligned}$ |  |  |  | 2 B | 3 |  | $\frac{r k r+1}{\text { B } 000}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IN $\mathrm{r},(\mathrm{C})^{2}$ | $\mathrm{r} \leftarrow(\mathrm{BC})$ | $\downarrow$ | $\downarrow$ | 0 |  | 0 | - | $\begin{aligned} & 11 \\ & 01 \end{aligned}$ | $\begin{array}{ll} 1 & 101 \\ 1 & \mathrm{kr} \rightarrow \end{array}$ | $\begin{array}{r} 1101 \\ +1000 \end{array}$ | ED | 2в | 3 | 12 | $\begin{aligned} & \text { C } 001 \\ & \text { D } 010 \\ & \text { E } 011 \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IN (C) ${ }^{2,3}$ | (BC) | $\downarrow$ | $\downarrow$ | 0 | PF | 0 | - | 11 | 101 | 101 | ED | 2в | 3 | 12 | $\begin{array}{ll} \text { H } 100 \\ \text { L } 101 \\ \text { A } 111 \end{array}$ |
|  |  |  |  |  |  |  |  | 01 | 110 |  | 70 |  |  |  |  |
| IND | $(\mathrm{HL}) \leftarrow(\mathrm{BC})$ | $\bullet{ }^{5} \cdot 4$ |  |  |  | 1 | - | $\begin{aligned} & 11 \\ & 10 \end{aligned}$ | 101101 <br> 101010 |  | $\begin{aligned} & \text { ED } \\ & \text { AA } \end{aligned}$ | 2в | 4 | 16 |  |
|  | $\mathrm{HL} \leftarrow \mathrm{HL}-1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{B} \leftarrow \mathrm{B}-1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INDR | do IND | - 5 |  |  | $\bullet 5$ | 1 | - | 11 | 101 | 101 |  | ED | 2в | 4 | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | $\begin{aligned} & \text { if } B=0 \\ & \text { if } B \neq 0 \end{aligned}$ |
|  | while $\mathrm{B}>0$ |  |  |  |  |  |  | 10 | 111 | 010 | BA |  |  |  |  |  |
| INI | $(\mathrm{HL}) \leftarrow(\mathrm{BC})$ | $\bullet{ }^{5} \cdot 4$ |  |  |  | 1 | - | 11 | 101 | 101 | ED | 2 B | 4 | 16 |  |  |
|  | $\mathrm{HL} \leftarrow \mathrm{HL+1}$ |  |  | 10 |  |  |  | 100 | 010 | A2 |  |  |  |  |  |  |
|  | $\mathrm{B} \leftarrow \mathrm{B}-1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INIR | do INI | $\bullet{ }^{5} 1$ |  |  | - ${ }^{5}$ | 1 | - | $\begin{array}{lll} 11 & 101 & 101 \\ 10 & 110 & 010 \end{array}$ |  |  | ED | 2в | 4 | $\begin{aligned} & 16 \\ & 21 \end{aligned}$ | if $\mathrm{B}=0$ |  |
|  | while B>0 |  |  | B2 |  |  |  |  |  |  | if $\mathrm{B} \neq 0$ |  |  |  |  |  |

Notes: $\quad{ }^{1}$ Some assemblers allow IN ( $n$ ) to be used instead of IN $A,(n)$
${ }^{2}$ Some assemblers allow instruction to be written with (BC) instead of (C)
${ }^{3}$ Performs the input without storing the result. Some assemblers allow IN F, (C) to be used instead of IN (C)
${ }^{4}$ Flag is 1 if $\mathrm{B}=0$ after execution, otherwise 0 ; similar to DEC B
${ }^{5}$ On Next this flag is destroyed, for other Z80 computers see section ??

### 4.14 Output

|  | Symbolic | Flags SF ZF HF PV |  |  |  | Opcode |  |  |  |  |  | B |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operation |  |  |  |  | NF | CF | 76 | 543 | 210 | Hex |  |  |  |  |
| OUT ( n ) , A | ( n ) $\leftarrow \mathrm{A}$ | - | - | - | - | - | - |  |  |  | D3 | 2B | 3 | 11 | r kr ${ }^{\text {r }}$ |
| OUT (C) , r |  |  |  |  |  |  |  |  | --n | ---> |  |  |  |  | B 000 |
|  | $(\mathrm{BC}) \leftarrow \mathrm{r}$ | - | - | - | - | - | - | 11 | 101 | 101 | ED | 2в | 3 | 12 | C 001 D 010 |
|  |  |  |  |  |  |  |  | 01 | kr ${ }^{1}$ | 001 | . . |  |  |  | E 011 |
| OUT (C), 0 | $(\mathrm{BC}) \leftarrow 0$ | - | - | - | - | - | - | 11 | 101 | 101 | ED | 2в | 3 | 12 | H 100 L 101 |
|  |  |  |  |  |  |  |  |  | 110 | 001 | 71 |  |  |  | A 111 |
| OUTI | $B \leftarrow B-1$ |  |  | $\bullet{ }^{2}$ | $\bullet{ }^{2}$ | 1 | - | 11 | 101 | 101 | ED | 2B | 4 | 16 |  |
|  | $(\mathrm{BC}) \leftarrow(\mathrm{HL})$ |  |  |  |  |  |  |  | 100 |  | A3 |  |  |  |  |
|  | $\mathrm{HL} \leftarrow \mathrm{HL}+1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OTIR | do OUTI |  | 1 | - ${ }^{2}$ | $\bullet{ }^{2}$ | 1 | - | 11 | 101 | 101 | ED | 2B | 4 | 16 | if $\mathrm{B}=0$ |
|  | while $\mathrm{B}>0$ |  |  |  |  |  |  |  | 110 | 011 | B3 |  | 5 | 21 | if $\mathrm{B} \neq 0$ |
| OUTD | $(\mathrm{BC}) \leftarrow(\mathrm{HL})$ |  |  | - ${ }^{2}$ | - ${ }^{2}$ | 1 | - | 11 | 101 | 101 | ED | 2B | 4 | 16 |  |
|  | $\mathrm{HL} \leftarrow \mathrm{HL}-1$ |  |  |  |  |  |  |  | 101 | 011 | AB |  |  |  |  |
|  | $B \leftarrow B-1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OTDR | do OUTD |  | 1 | - ${ }^{2}$ | - ${ }^{2}$ | 1 | - | 11 | 101 | 101 |  | 2B | 4 | 16 | if $\mathrm{B}=0$ |
|  | while $\mathrm{B}>0$ |  |  |  |  |  |  |  | 111 | 011 | BB |  | 5 | 21 | if $\mathrm{B} \neq 0$ |

Notes: $\quad{ }^{1}$ Flag is 1 if $\mathrm{B}=0$ after execution, otherwise 0
${ }^{2}$ On Next this flag is destroyed, for other Z80 computers see section ??.

### 4.15 ZX Spectrum Next Extended



Notes: ${ }^{1}$ Core v2+ only
${ }^{2} \mathrm{PV}$ set to 1 if D was $\$ 7 \mathrm{~F}$ before increment, otherwise 0
(continued on next page)


[^21]
### 4.16 Alphabetical

|  | Symbolic |  |  |  |  |  |  | Opcode |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operation | SF |  | HF | PV | NF | CF | 76543210 | Hex | B | Mc | Ts | Comments |
| ADC A,r | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{r}+\mathrm{CF}$ | $\downarrow$ | $\uparrow$ | $\downarrow$ | VF | 0 | $\downarrow$ | $10001 \mathrm{kr} \rightarrow$ |  | 1B | 1 | 4 |  |
| ADC A, n | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n}+\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | VF | 0 | $\downarrow$ | $\begin{array}{lll} 11001110 \\ k---n & ---y \end{array}$ | $\mathrm{CE}$ | 2B | 2 | 7 |  |
| ADC A, (HL) | $\mathrm{A} \leftarrow \mathrm{A}+(\mathrm{HL})+\mathrm{CF}$ | $\downarrow$ | $\uparrow$ | $\downarrow$ | VF | 0 | $\downarrow$ | 10001110 | 8E | 1B | 2 | 7 |  |
| ADC A, (IX+d) | $A \leftarrow A+(I X+d)+C F$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 011 & 101 \\ 10 & 001 & 110 \\ k---d & ---- \end{array}$ | $\begin{aligned} & \mathrm{DD} \\ & 8 \mathrm{E} \\ & \text {. } \end{aligned}$ |  | 5 | 19 |  |
| ADC A, (IY+d) | $A \leftarrow A+(I Y+d)+C F$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 111 & 101 \\ 10 & 001 & 110 \\ k---d & ---- \end{array}$ | $\begin{aligned} & \text { FD } \\ & 8 \mathrm{E} \\ & \ldots \end{aligned}$ |  | 5 | 19 |  |
| ADC HL, rr | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{rr}+\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 101 & 101 \\ 01 & \underline{r r} 1 & 010 \end{array}$ | ED |  | 4 | 15 |  |
| ADD A,r | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{r}$ | $\downarrow$ | $\uparrow$ | $\uparrow$ |  | 0 | $\downarrow$ | $10000 \mathrm{kr} \rightarrow$ | . | 1B | 1 | 4 |  |
| ADD A, n | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{aligned} & 11000110 \\ & k---n---* \end{aligned}$ | C6 | 2B | 2 | 7 |  |
| ADD A, (HL) | $\mathrm{A} \leftarrow \mathrm{A}+(\mathrm{HL})$ | $\downarrow$ | $\downarrow$ | $\uparrow$ |  | 0 | $\downarrow$ | 10000110 | 86 | 1в | 2 | 7 |  |
| ADD A, ( $\mathrm{IX}+\mathrm{d}$ ) | $A \leftarrow A+(I X+d)$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 011 & 101 \\ 10 & 000 & 110 \\ k---d & ----y \end{array}$ | $\begin{aligned} & \text { DD } \\ & 86 \\ & \ldots \end{aligned}$ | 3в | 5 | 19 |  |
| ADD A, (IY+d) | $A \leftarrow A+(I Y+d)$ | $\downarrow$ | $\uparrow$ | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 111 & 101 \\ 10 & 000 & 110 \\ k---d & ---y \end{array}$ | $\begin{aligned} & \text { FD } \\ & 86 \\ & \ldots \end{aligned}$ | 3в | 5 | 19 |  |
| ADD HL, rr | $\mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{rr}$ | - | - | $\downarrow$ |  | 0 | $\downarrow$ | 00 rr1 001 | . | 1в | 3 | 11 |  |
| ADD IX,rr | $\mathrm{IX} \leftarrow \mathrm{IX}+\mathrm{rr}$ | - | - | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 011 & 101 \\ 00 \underline{r r} 1 & 001 \end{array}$ | DD | 2B | 4 | 15 |  |
| ADD IY,rr | $\mathrm{IY} \leftarrow \mathrm{IY}+\mathrm{rr}$ | - | - | $\downarrow$ |  | 0 | $\downarrow$ | $\begin{array}{lll} 11 & 111 & 101 \\ 00 \underline{r r} 1 & 001 \end{array}$ | FD | 2B | 4 | 15 |  |
| ADD rr, $\mathrm{A}^{\mathrm{zx}}$ | $\mathrm{rr} \leftarrow \mathrm{rr}+\mathrm{A}$ | - | - | - | - | - | - | $\begin{array}{lll} 11 & 101 & 101 \\ 00 & 110 & 0 \underline{\mathrm{rr}} \end{array}$ | ED | 2B | 2 | 8 |  |
| ADD $\mathrm{rr}, \mathrm{nm}^{\mathrm{zX}}$ | $\mathrm{rr} \leftarrow \mathrm{rr}+\mathrm{nm}$ | - | - | - | - | - | - | $\begin{array}{lll} 11 & 101 & 101 \\ 00 & 110 & 1 \underline{r r r} \\ k---m & --->\mid \\ k & ---n & --->\mid \end{array}$ | ED | 2B | 4 | 16 |  |
| AND $\mathrm{A}, \mathrm{r}$ | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{r}$ | $\downarrow$ | $\downarrow$ | 1 |  | 0 | 0 | $10100 \mathrm{kr} \rightarrow$ | . | 18 | 1 | 4 |  |
| AND A, n | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{n}$ |  |  | 1 |  | 0 | 0 | $\begin{aligned} & 11100110 \\ & k---n---\mid \end{aligned}$ | E6 | 2B | 2 | 7 |  |
| AND A, (HL) | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL})$ | $\downarrow$ | $\downarrow$ | 1 |  | 0 | 0 | 10100110 | A6 |  | 2 | 7 |  |
| AND A, (IX+d) | $A \leftarrow A \wedge(I X+d)$ | $\downarrow$ | $\downarrow$ | 1 |  | 0 | 0 |  | $\begin{aligned} & \text { DD } \\ & \text { A6 } \\ & \text {. } \end{aligned}$ | 3в | 5 | 19 |  |
| AND A, (IY+d) | $A \leftarrow A \wedge(T Y+d)$ |  | $\uparrow$ | 1 |  | 0 | 0 | $\begin{array}{llll} 11 & 111 & 101 \\ 10 & 100 & 110 \\ k & -- & d & ---> \end{array}$ | $\begin{aligned} & \text { FD } \\ & \text { A6 } \\ & \text {. } \end{aligned}$ | Зв | 5 | 19 |  |











| Mnemonic | Symbolic | Flags |  |  |  |  |  |  | Opcode |  |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Operation |  |  | HF | PV |  | NF | CF |  |  | 43210 | Hex | B |  |  |  |
| RR r | $\rightarrow \rightarrow$ ( $\rightarrow$, ${ }_{\text {cF }}$ | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 100 | 01011 | CB | 2в | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  |  |  | $11 \mathrm{kr} \rightarrow$ | . . |  |  |  |  |
| RR (HL) | $\rightarrow$ ( $\rightarrow$ 他 $\rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 100 | 01011 | CB | 2в | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  |  | 001 | 11110 | 1 E |  |  |  |  |
| RR ( $\mathrm{IX}+\mathrm{d}$ ) |  | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 101 | 11101 | DD | 4в | 6 | 23 |  |
| RR ( $\mathrm{I}+\mathrm{d}$ ) |  |  |  |  |  |  |  |  |  | 100 | 01011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | --- | d --- ${ }^{\text {d }}$ | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | 001 | 11110 | 1E |  |  |  |  |
|  | $\rightarrow 7 \rightarrow 0 \rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 111 | 11101 | FD | 4B | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  |  | 100 | 01011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | --- | d ---> | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | 001 | 11110 | 1E |  |  |  |  |
| RRA | $\rightarrow 7 \rightarrow 0 \rightarrow$ CF | - | - | 0 | - |  | 0 | $\downarrow$ |  | 001 | 11111 | 1F | 1в | 1 | 4 |  |
| RRC r | $\xrightarrow{\rightarrow \rightarrow 0} \rightarrow_{\text {CF }}$ | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 100 | 01011 | CB | 2в | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  |  |  | $01 \mathrm{kr} \rightarrow$ | . . |  |  |  |  |
| RRC (HL) | $\rightarrow \square_{\rightarrow \rightarrow 0} \rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 |  |  | 0 | $\downarrow$ |  | 100 | 01011 | CB | 2в | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  |  |  | 01110 | OE |  |  |  |  |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) | $\rightarrow$ 7 $\rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ | 11 | 101 | 11101 | DD | 4B | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  |  | 100 | $01011$ | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | --- | d ---y |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | 01110 | OE |  |  |  |  |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ) | $\rightarrow$ 7 $\rightarrow$ CF | $\downarrow$ | $\downarrow$ | 0 | PF |  | 0 | $\downarrow$ |  | 111 | 11101 | FD | 4B | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  |  | 100 | $01011$ | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | d ---> | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | 01110 | OE |  |  |  |  |
| RRCA | $\xrightarrow{7 \rightarrow 0} \rightarrow \mathrm{CF}$ | - | - | 0 | - |  | 0 | $\downarrow$ |  | 000 | 01111 | OF | 18 | 1 | 4 |  |
| RST n | $(\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{h}}$ | - | - | - | - |  | - | - |  | 1 kn | $n \rightarrow 111$ | . | 18 | 3 | 11 |  |
|  | $(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{1}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{PC} \leftarrow \mathrm{n}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBC A, r | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{r}-\mathrm{CF}$ | $\downarrow$ | $\uparrow$ | $\uparrow$ | VF |  | 1 | $\downarrow$ | 10 | 001 | $11 \mathrm{kr} \rightarrow$ | . | 1в | 1 | 4 |  |
| SBC A, n | $\mathrm{A} \leftarrow \mathrm{A}-\mathrm{n}-\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |  |  | 1 | $\downarrow$ |  | 101 | 11110 | DE | 2B | 2 | 7 |  |
|  |  |  |  |  |  |  |  |  |  |  | n ---> |  |  |  |  |  |
| SBC A, (HL) | $\mathrm{A} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | VF |  | 1 | $\downarrow$ |  | 001 | 11110 | 9E | 1в | 2 | 7 |  |
| SBC A, (IX+d) | $\mathrm{A} \leftarrow \mathrm{A}-(\mathrm{IX}+\mathrm{d})-\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\uparrow$ | VF |  | 1 | $\downarrow$ |  | 101 | 11101 | DD | Зв | 5 | 19 |  |
|  |  |  |  |  |  |  |  |  |  | 001 | 11110 | 9E |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | d ---> |  |  |  |  |  |
| SBC A, (IY+d) | $\mathrm{A} \leftarrow \mathrm{A}-(\mathrm{IY}+\mathrm{d})-\mathrm{CF}$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | VF |  | 1 | $\downarrow$ |  |  | 11101 | FD | 3в | 5 | 19 |  |
|  |  |  |  |  |  |  |  |  |  | 001 | 11110 | 9E |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | d ---> |  |  |  |  |  |
| SBC HL, rr | $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{rr}-\mathrm{CF}$ |  | $\uparrow$ | $\uparrow$ | VF |  | 1 | $\downarrow$ |  | 110 | 01101 | ED | 2B | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  |  |  | r0 010 |  |  |  |  |  |
| SCF | $\mathrm{CF} \leftarrow 1$ |  | - | 0 | - |  | 0 | 1 | 00 | 011 | 10111 | 37 | 1в | 1 | 4 |  |


|  | Symbolic | Flags |  |  |  |  |  |  | Opcode |  |  |  | Mc Ts |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Operation | SF | ZF | HF | PV | NF |  | CF | 76 | 6543210 | Hex | B |  |  |  |
| SET b,r | $\mathrm{r}_{\mathrm{b}} \leftarrow 1$ | - | - | - | - | - |  | - | 11 | 1001011 | CB | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  |  | $1 \mathrm{~kb} \rightarrow \mathrm{kr} \rightarrow 1$ | . . |  |  |  |  |
| SET b, (HL) | $(\mathrm{HL})_{\mathrm{b}} \leftarrow 1$ | - | - | - | - | - |  | - | 11 | 1001011 | CB | 2B | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  | 11 | $1 \mathrm{~kb} \rightarrow 110$ |  |  |  |  |  |
| SET b, (IX + d) | $(\mathrm{IX}+\mathrm{d})_{\mathrm{b}} \leftarrow 1$ | - | - | - | - | - |  | - | 11 | 1011101 | DD | 4B | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  | 11 | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | --d ---> |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 11 | $1 \mathrm{~kb} \rightarrow 110$ |  |  |  |  |  |
| SET b, (IY+d) | $(\mathrm{IY}+\mathrm{d})_{\mathrm{b}} \leftarrow 1$ | - | - | - | - | - |  | - | 11 | 1111101 | FD | 4в | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  | 11 | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | - d --- + | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 11 | $1 k b \rightarrow 110$ | . |  |  |  |  |
| SETAE | A $\leftarrow$ unsigned (\$80) ${ }^{\text {c }}$ > (E^7) | - | - | - | - | - |  | - | 11 | 1101101 | ED | 3в | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 10 | 0010101 | 95 |  |  |  |  |
| SLA r | $\mathrm{CF} \leftarrow 7 \leftarrow 0<0$ | $\downarrow$ | $\downarrow$ | 0 | PF | 0 |  | $\uparrow$ | 11 | 1001011 | CB | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 00 | $100 \mathrm{kr} \rightarrow$ | . . |  |  |  |  |
| SLA (HL) | $\mathrm{CF}-7 \leftarrow 0<0$ |  | $\downarrow$ | 0 | PF | 0 |  | $\downarrow$ | 11 | 001011 | CB | 2B | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  | 00 | 0100110 | 26 |  |  |  |  |
| SLA (IX +d ) | CFF-7¢0 $\leftarrow 0$ | $\uparrow$ | $\uparrow$ | 0 |  | 0 |  | $\uparrow$ | 11 | 011101 | DD | 4в | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  | 11 | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | --- d ---> | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 00 | 100110 | 26 |  |  |  |  |
| SLA (IY+d) | CF- $-7 \leftarrow 0<0$ | $\downarrow$ | $\downarrow$ | 0 | PF | 0 |  | $\uparrow$ | 11 | 111101 | FD | 4в | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  | 11 | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | - d ---> | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | 100110 | 26 |  |  |  |  |
| SLI r | CFF $-7 \leftarrow 0<1$ | $\uparrow$ | $\uparrow$ | 0 | PF | 0 |  | $\uparrow$ | 11 | 1001011 | CB | 2B | 2 | 8 |  |
|  |  |  |  |  |  |  |  |  | 00 | $110 \mathrm{kr} \rightarrow$ |  |  |  |  |  |
| SLI (HL)** | CFF $-7 \leftarrow 0<1$ | $\downarrow$ | $\downarrow$ | 0 | PF | 0 |  | $\downarrow$ | 11 | 1001011 | CB | 2B | 4 | 15 |  |
|  |  |  |  |  |  |  |  |  | 00 | 110110 | 36 |  |  |  |  |
| SLI (IX+d)** | CFF $-7 \leftarrow 0<1$ | $\downarrow$ | $\downarrow$ | 0 | PF | 0 |  | $\downarrow$ | 11 | 1011101 | DD | 4B | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  |  | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | ---d ---> | . |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 00 | 110110 | 36 |  |  |  |  |
| SLI (IY+d)** | CFF $-7 \leftarrow 0<1$ | $\uparrow$ | $\uparrow$ | 0 |  | 0 |  | $\uparrow$ | 11 | 1111101 | FD | 4в | 6 | 23 |  |
|  |  |  |  |  |  |  |  |  |  | 1001011 | CB |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | ---d --->\| | . . |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 00 | 110110 | 36 |  |  |  |  |




## Chapter 5

## Instructions up Close

The following pages describe all instructions in detail. Alphabetical order is used as much as possible, but some deviations were made to better fit to pages. Each instruction includes:

- Mnemonic
- Symbolic operation for quick info on what instruction does
- All variants (where applicable)
- Description with further details
- Effects on flags
- Timing table with machine cycles, $T$ states and time required for execution on different CPU speeds

Where possible, multiple variants of same instruction are grouped together and where multiple timings are possible, timing table is sorted from quickest to slowest.

## Abbreviations

r 8 -bit register A-L
n 8 -bit immediate value
rr 16 -bit register pair AF, BC, DE, HL, IX, IY, SP (note in some cases particular register pairs may use different timing from the rest; if so, those will be explicitly indicated in their own line; rr may still be used, though in those cases it will cover the remaining registers only)
$\mathrm{nn} \quad 16$-bit immediate value
s Placeholder for argument when multiple variants are possible
d If instruction takes 2 operands, d indicates destination and s source
** Indicates undocumented instruction
ZX Indicates ZX Spectrum Next extended instruction

## Effects

$0 \quad$ Flag is set to 0
1 Flag is set to 1
$\uparrow \quad$ Flag is modified according to operation

- Flag is not affected
? Effect on flag is unpredictable
- Special case, see notes below effects table

P (V) $\mathrm{P} / \mathrm{V}$ flag is used as overflow
(PV) P/V flag is used as parity
PV PV is undefined or indicates other result

| ADC d,s | ADd with Carry |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $d \leftarrow d+s+C F$ |  |  |  |  |
|  | 8 bit | 8 bit | 8 bit | 8 bit | 16 bit |
|  | ADC A, A | ADC A, E | ADC A, (HL) | ADC A, IXH** | ADC HL, BC |
|  | ADC A, B | ADC A, H | ADC A, (IX+d) | ADC A, IXL ${ }^{* *}$ | ADC HL, DE |
|  | ADC A, C | ADC A, L | ADC A, (IY+d) | ADC A, IYH** | ADC HL, HL |
|  | ADC A, D | ADC $\mathrm{A}, \mathrm{n}$ |  | ADC A, IYL ${ }^{* *}$ | ADC HL, SP |

Adds source operand $s$ or contents of the memory location addressed by s and value of carry flag to destination d. Result is then stored to destination d.

Effects
8-bit
16-bit

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | 0 | $\imath$ |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | 0 | $\imath$ |

- 16 -bit HF is set by carry from bit 11 (half carry in high byte)

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | ---: | :---: | :---: | :---: |
| $\mathrm{A}, \mathrm{r}$ | 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| A,n | 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| A, (HL) | 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| HL, rr | 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| A, (IX+d) | 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| A, (IY+d) | 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

ADD d,s $\underline{\text { ADD }}$

| 8 -bit | 8-bit | 16-bit | 16-bit | ZX Next |
| :---: | :---: | :---: | :---: | :---: |
| ADD A, A | ADD A, (HL) | ADD IX, BC | ADD HL, BC | ADD BC, ${ }^{\text {ZX }}$ |
| ADD A, B | ADD A, (IX+d) | ADD IX, DE | ADD HL, DE | ADD DE, ${ }^{\text {ZX }}$ |
| ADD A, C | ADD A, (IY+d) | ADD IX, IX | ADD HL, HL | ADD HL, $\mathrm{A}^{\mathrm{ZX}}$ |
| ADD A, D | ADD A, IXH** | ADD IX, SP | ADD HL, SP | ADD BE, $\mathrm{nn}^{\mathrm{ZX}}$ |
| ADD A, E | ADD A, IXL** | ADD IY, BC |  | ADD DE, $\mathrm{nn}^{\mathrm{ZX}}$ |
| ADD A, H | ADD A, IYH** | ADD IY, DE |  | ADD HL, $\mathrm{nn}^{\mathrm{ZX}}$ |
| ADD A, L | ADD A, IYL** | ADD IY, IY |  |  |
| ADD A, n |  | ADD IY, SP |  |  |

Similar to ADC except carry flag is not used in calculation: adds operand s or contents of the memory location addressed by s to destination d. Result is then stored to destination d.
In case of ZX Next Extended instructions for adding A to 16-bit register pair, A is zero extended to 16 -bits.

## Effects <br> 8-bit <br> 16-bit

Timing
A, r
A, n
A, (HL)
rr, $\mathrm{A}^{\mathrm{ZX}}$
HL,rr
IX,rr
IY,rr
$\mathrm{rr}, \mathrm{nn}^{\mathrm{ZX}}$
A, (IX+d)
A, (IY+d)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | 0 | $\imath$ |
| - | - |  | $\imath$ |  | - | 0 | $\imath$ |

- 16 -bit HF is set by carry from bit 11 (half carry in high byte)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 3 | 11 | $3,1 \mu \mathrm{~s}$ | $1,57 \mu \mathrm{~s}$ | $0,79 \mu \mathrm{~s}$ | $0,39 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

## AND s bitwise AND

$\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{s}$

| AND A | AND E | AND (HL) | AND IXH** |
| :--- | :--- | :--- | :--- |
| AND B | AND H | AND (IX+d) | AND IXL** |
| AND C | AND L | AND (IY+d) | AND IYH** |
| AND D | AND n |  |  |

Performs bitwise AND between accumulator A and the given operand. The result is then stored back to the accumulator. Individual bits are AND'ed like this:

| A | s | Result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Effects

Timing
r
n
(HL)
(IX+d)
(IY+d)

| SF | ZF |  | HF |  | PVV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | 1 |  | $\imath$ | 0 | 0 |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

test BIT

| $\mathrm{ZF} \leftarrow \overline{\mathrm{s}_{\mathrm{b}}}$ |  |  |
| :--- | :--- | :--- |
| BIT b, A | BIT b, E | BIT b, (HL) |
| BIT b, B | BIT b, H | BIT b, (IX+d) |
| BIT b, C | BIT b, L | BIT b, (IY+d) |
| BIT b, D |  |  |

Tests specified bit b (0-7) of the given register s or contents of memory addressed by $s$ and sets zero flag according to result; if bit was $1, \mathrm{ZF}$ is 0 and vice versa.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ | $\imath$ |  | 1 |  | $?$ | 0 | - |

Timing
b, r
b, (HL)
b, (IX+d)
b, (IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 3 | 12 | $3,4 \mu \mathrm{~s}$ | $1,71 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ |
| 5 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |
| 5 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |

## BRLC DE, $\mathrm{B}^{\text {ZX }}$ Barrel Rotate Left Circular

$D E \leftarrow D E \ll$ ( $\mathrm{B} \wedge \$ 0 \mathrm{~F}$ or
$D E \leftarrow D E \gg(16-B \wedge \$ 0 F)$
Rotates value in register pair DE left for the amount given in bits 3-0 (low nibble) of register $B$. To rotate right, use formula: $B=16-$ places. The result is stored in DE.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$ $28 \quad 2,3 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s} \quad 0,29 \mu \mathrm{~s}$

BSLA DE, B ${ }^{\text {ZX }}$ Barrel $\underline{\text { Shift }}$ Left Arithmetic
$D E \leftarrow D E \ll(B \wedge \$ 1 F)$
Performs shift left of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in DE.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

$$
\begin{array}{ccrccc}
\mathrm{Mc} & \text { Ts } & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
2 & 8 & 2,3 \mu \mathrm{~s} & 1,14 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s}
\end{array}
$$

BSRA DE, B ${ }^{Z X}$ Barrel Shift Right Arithmetic
$\mathrm{DE} \leftarrow \operatorname{signed}(\mathrm{DE}) \ggg>(\mathrm{B} \wedge \$ 1 \mathrm{~F})$
Performs arithmetical shift right of the value in register pair $D E$ for the amount given in lower 5 bits of register B. The result is stored in $D E$.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

## BSRF DE, $\mathrm{B}^{\mathrm{ZX}}$

## Barrel Shift Right Fill-one

$D E \leftarrow \sim($ unsigned ( $\sim D E) \gg(B \wedge \$ 1 F))$
Performs fill-one-way shift right of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in $D E$.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - | | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

BSRL DE, $\mathrm{B}^{Z X}$

## Barrel Shift Right Logical

$D E \leftarrow$ unsigned ( DE ) >> ( $\mathrm{B} \wedge \$ 1 F$ )
Performs logical shift right of the value in register pair DE for the amount given in lower 5 bits of register B. The result is stored in $D E$.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

CALL nn

## CALL subroutine

$(\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{h}}$
$(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{1}$
SP $\leftarrow$ SP-2
$\mathrm{PC} \leftarrow \mathrm{nn}$
Pushes program counter PC to stack and calls subroutine at the given location nn by changing PC to point to address nn .

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 5 | 17 | $4,9 \mu \mathrm{~s}$ | $2,43 \mu \mathrm{~s}$ | $1,21 \mu \mathrm{~s}$ | $0,61 \mu \mathrm{~s}$ |

## CALL c,nn CALL subroutine conditionally

if $\mathrm{c}=$ true: CALL nn
CALL C , nn calls if CF is set CALL $\mathrm{M}, \mathrm{nn}$ calls if SF is set CALL NC, nn calls if CF is reset CALL $P, n n$ calls if $S F$ is reset CALL $\mathrm{Z}, \mathrm{nn}$ calls if ZF is set CALL PE, nn calls if PV is set CALL NZ, nn calls if ZF is reset CALL PO,nn calls if PV is reset If the given condition is met, CALL nn is performed, as described above.

## Effects

No effect on flags

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

## Timing

$\mathrm{c}=$ false
$c=$ true

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 5 | 17 | $4,9 \mu \mathrm{~s}$ | $2,43 \mu \mathrm{~s}$ | $1,21 \mu \mathrm{~s}$ | $0,61 \mu \mathrm{~s}$ |

## Complement Carry Flag

$\mathrm{CF} \leftarrow \overline{\mathrm{CF}}$
Complements (inverts) carry flag CF; if CF was 0 it's now 1 and vice versa. Previous value of CF is copied to HF .

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | 0 | $\imath$ |

- Documentation says original value of CF, is copied to HF, however my tests show that HF remains unchanged

Timing

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \text { Ts } & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
1 & 4 & 1,1 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s} & 0,14 \mu \mathrm{~s}
\end{array}
$$

CP s
ComPare

| A-s |  |  |  |
| :--- | :--- | :--- | :--- |
| CP A | CP E | CP (HL) | CP IXH** |
| CP B | CP H | CP (IX+d) | CP IXL** |
| CP C | CP L | CP (IY+d) | CP IYH* |
| CP D | CP n |  | CP IYL** |

Operand $s$ or content of the memory location addressed by $s$ is subtracted from accumulator A. Status flags are updated according to the result, but the result is then discarded (value of A is not changed). Some general rules:

Signed

- $A=s: Z F$ set
- $\mathrm{A} \neq \mathrm{s}: \mathrm{ZF}$ reset
- $\mathrm{A}<\mathrm{s}: \mathrm{CF}$ set
- $\mathrm{A} \geqslant \mathrm{s}$ : CF reset


## Effects

## Timing

r
n
(HL)
(IX+d)
(IY+d)

Unsigned

- $\mathrm{A}=\mathrm{s}: \mathrm{ZF}$ set
- $\mathrm{A} \neq \mathrm{s}: \mathrm{ZF}$ reset
- $\mathrm{A}<\mathrm{s}: \mathrm{SF}$ and PV different
- $A \geqslant s$ : SF and PV the same

| SF | ZF |  | HF |  | P V | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | $\imath$ |

$\mathrm{Mc} \quad \mathrm{Ts} \quad 3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$14 \quad 1,1 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s} \quad 0,29 \mu \mathrm{~s} \quad 0,14 \mu \mathrm{~s}$
$2 \quad 7 \quad 2,0 \mu \mathrm{~s} \quad 1,00 \mu \mathrm{~s} \quad 0,50 \mu \mathrm{~s} \quad 0,25 \mu \mathrm{~s}$
$2 \quad 7 \quad 2,0 \mu \mathrm{~s} \quad 1,00 \mu \mathrm{~s} \quad 0,50 \mu \mathrm{~s} \quad 0,25 \mu \mathrm{~s}$
$5 \quad 19 \quad 5,4 \mu \mathrm{~s} \quad 2,71 \mu \mathrm{~s} \quad 1,36 \mu \mathrm{~s} \quad 0,68 \mu \mathrm{~s}$
$5 \quad 19 \quad 5,4 \mu \mathrm{~s} \quad 2,71 \mu \mathrm{~s} \quad 1,36 \mu \mathrm{~s} \quad 0,68 \mu \mathrm{~s}$

## CPL

ComPLement accumulator
$\mathrm{A} \leftarrow \overline{\mathrm{A}}$
Complements (inverts) all bits of the accumulator A and stores the result back to A.

## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 1 |  | - | 1 | - |
|  |  |  |  |  |  |  |  |
| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |  |  |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |  |  |

Note: CPL is alphabetically after CPD, CPDR, CPI and CPIR, but is placed here to avoid empty space and to allow CPxx instructions to be presented together

```
A-(HL)
HL\leftarrowHL-1
BC\leftarrowBC-1
```

Subtracts contents of memory location addressed by HL register pair from accumulator A. Result is then discarded. Afterwards both HL and BC are decremented.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\bullet$ |  | $\imath$ |  | $\bullet$ | 1 | - |

- ZF set if $\mathrm{A}=(\mathrm{HL})$ before HL is decremented, reset otherwise
- PV set if $\mathrm{BC} \neq 0$ after execution, reset otherwise

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |  |

ComPare and Decrement Repeated
do CPD
while $A \neq(H L) \wedge B C>0$
Repeats CPD until either $\mathrm{A}=(\mathrm{HL})$ or $\mathrm{BC}=0$. See CPIR for example.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\bullet$ |  | $\imath$ |  | $\bullet$ | 1 | - |

- ZF set if $\mathrm{A}=(\mathrm{HL})$ before HL is decremented, reset otherwise
- PV set if $\mathrm{BC} \neq 0$ after execution, reset otherwise


## Timing

$B C=0$ or $A=(H L)$
$B C \neq 0$ and $A \neq(H L)$

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$4 \quad 16 \quad 4,6 \mu \mathrm{~s} \quad 2,29 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s}$
$521 \quad 6,0 \mu \mathrm{~s} \quad 3,00 \mu \mathrm{~s} \quad 1,50 \mu \mathrm{~s} \quad 0,75 \mu \mathrm{~s}$

## CPI

## ComPare and Increment

A-(HL)
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
$\mathrm{BC} \leftarrow \mathrm{BC}-1$
Subtracts contents of memory location addressed by HL register pair from accumulator A. Result is then discarded. Afterwards HL is incremented and BC decremented.

## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\bullet$ |  | $\imath$ |  | $\bullet$ | 1 | - |

- ZF set if $\mathrm{A}=(\mathrm{HL})$ before HL is incremented, reset otherwise
- PV set if $B C \neq 0$ after execution, rest otherwise

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |

## CPIR

## ComPare and Decrement Repeated

do CPI
while $A \neq(H L) \wedge B C>0$
Repeats CPI until either $A=(H L)$ or $B C=0$.
Example, searching for $\$$ AB in memory from \$0000-\$999:
CPIR $=$ finding first occurrence: $\quad$ CPDR $=$ finding last occurrence:

```
LD HL, $0000
LD BC, $0999
LD A, $AB
CPIR
```

```
1 LD HL, $0999
```

1 LD HL, \$0999
2 LD BC, \$0999
2 LD BC, \$0999
3 LD A, \$AB
3 LD A, \$AB
4 CPDR

```
4 CPDR
```


## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\bullet$ |  | $\imath$ |  | $\bullet$ | 1 | - |

- ZF set if $\mathrm{A}=(\mathrm{HL})$ before HL is incremented, reset otherwise
- PV set if $\mathrm{BC} \neq 0$ after execution, rest otherwise


## Timing

$$
\begin{aligned}
& \mathrm{BC}=0 \text { or } \mathrm{A}=(\mathrm{HL}) \\
& \mathrm{BC} \neq 0 \text { and } \mathrm{A} \neq(\mathrm{HL})
\end{aligned}
$$

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

## DAA Decimal Adjust Accumulator

Updates accumulator A for BCD correction after arithmetic operations using the following algorithm:

1. If least significant 4 bits of A (low nibble) contain invalid BCD number (greater than 9 ), or HF is set, $\$ 06$ is added to A
2. Then 4 most significant bits (high nibble) of A are checked; if they contain invalid BCD number, or CF is set, $\$ 60$ is added to A

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | - | $\imath$ |

- CF set if second addition was required


## Timing

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |

DECrement
$\mathrm{S} \leftarrow \mathrm{s}-1$

| 8-bit | 8-bit | 16-bit |
| :--- | :--- | :--- |
| DEC A | DEC (HL) | DEC BC |
| DEC B | DEC (IX+d) | DEC DE |
| DEC C | DEC (IY+d) | DEC HL |
| DEC D | DEC IXH*** | DEC IX |
| DEC E | DEC IXL** | DEC IY |
| DEC H | DEC IY** | DEC SP |
| DEC L | DEC IYL** |  |

Decrements the operand s or memory addressed by s by 1 .
Effects
8-bit
16-bit (no effect)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | - |
| - | - |  | - |  | - | - | - |

- 8-bit: PV set if value was $\$ 80$ before decrementing

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| r | 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| rr | 1 | 6 | $1,7 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ | $0,21 \mu \mathrm{~s}$ |
| IX | 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| IY | 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| (HL) | 3 | 11 | $3,1 \mu \mathrm{~s}$ | $1,57 \mu \mathrm{~s}$ | $0,79 \mu \mathrm{~s}$ | $0,39 \mu \mathrm{~s}$ |
| (IX+d) | 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| (IY+d) | 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

## DI

Disable Interrupts
IFF1 $\leftarrow 0$
IFF2 $\leftarrow 0$
Disables all maskable interrupts (mode 1 and 2). Interrupts are disabled after execution of the instruction following DI. See sections ?? and ?? for more details on interrupts.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |

DJNZ e Decrement B and Jump if Not Zero
$B \leftarrow B-1$
if $B \neq 0$ : JR e
Decrements $B$ register and jumps to given relative address if $B \neq 0$. Given offset is added to the value of PC after parsing DJNZ instruction, so effective offset it -126 to +129 . Assembler automatically subtracts 2 from offset value e to generate opcode.

## Effects

No effect on flags

## Timing

$\mathrm{B}=0$
$B \neq 0$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |
|  |  |  |  |  |  |  |  |
| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |  |  |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |  |  |
| 3 | 13 | $3,7 \mu \mathrm{~s}$ | $1,86 \mu \mathrm{~s}$ | $0,93 \mu \mathrm{~s}$ | $0,46 \mu \mathrm{~s}$ |  |  |

## EI <br> Enable Interrupts

```
IFF1\leftarrow1
```

IFF2 $\leftarrow 1$

Enables maskable interrupts (mode 1 and 2). Interrupts are enabled after execution of the instruction following EI; typically RETI or RETN. See sections ?? and ?? for more details on interrupts.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

## EX d,s EXchange register pair

$$
\begin{array}{ll}
\mathrm{d} \leftrightarrow \mathrm{~s} & \\
\text { EX AF,AF, } & \text { EX (SP),HL } \\
\text { EX DE,HL } & \text { EX (SP),IX } \\
& \text { EX (SP),IY }
\end{array}
$$

Exchanges contents of two register pairs or register pair and last value pushed to stack. For example:

BEFORE
Reg Value

| HL | \$ ABCD |  | \$3412 |
| :---: | :---: | :---: | :---: |
| SP | \$0B00 |  | \$0B00 |
| Mem | Value | $\rightarrow$ EX (SP), HL $\rightarrow$ |  |
| \$0B00 | \$12 |  | \$CD |
| \$0B01 | \$34 |  | \$AB |

## Effects

No effect
EX AF, AF,

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | ---: | :---: | :---: | :---: |
| rr,rr | 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| (SP),HL | 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| (SP),IX | 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| (SP),IY | 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |


| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |
| $\bullet$ | $\bullet$ |  | $\bullet$ |  | $\bullet$ | $\bullet$ | $\bullet$ |

- EX AF,AF' sets flags directly from the value of $F$ '


## EXX EXchange alternate registers

$\mathrm{BC} \leftrightarrow \mathrm{BC}$ '
DE $\leftrightarrow \mathrm{DE}^{\prime}$
HL $\leftrightarrow H L$ '
Exchanges contents of registers $\mathrm{BC}, \mathrm{DE}$ and HL with shadow registers $\mathrm{BC}^{\prime}, \mathrm{DE}$ ' and HL'. The most frequent use is in interrupt handlers as an alternative to using the stack for saving and restoring register values. If using outside interrupt handlers, interrupts must be disabled before using this instruction.

## Effects

No effect on flags
Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
1 & 4 & 1,1 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s} & 0,14 \mu \mathrm{~s}
\end{array}
$$

HALT

## IM n Interrupt Mode

IM 0
IM 1
IM 2
Sets the interrupt mode. All 3 interrupts are maskable, meaning they can be disabled using DI instruction. See sections ?? and ?? for details and example.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

IN $r$, (s) INput from port
$r \leftarrow(s)$

| IN A, (n) | IN D, (C) | IN (C) ${ }^{* *}$ |
| :--- | :--- | :--- |
| IN A, (C) | IN E, (C) | IN F, (C) |
| IN B, (C) | IN H, (C) |  |
| IN C, (C) | IN L, (C) |  |

Reads peripheral device addressed by BC or combination of A and immediate value and stores result in given register. The address is provided as follows:

> Address Bits

| Variant | $15-8$ | $7-0$ |
| :---: | :---: | :---: |
| IN $A,(n)$ | $A$ | $n$ |
| IN $\mathrm{r},(\mathrm{C})$ | B | C |

So these two have the same result (though, as mentioned in section ??, variant on the right is slightly faster, 18 vs 22 T states):

```
LD BC, $DFFE }1\mathrm{ LD A, $DF
2 IN A, (C)
```

```
2 IN A, ($FE)
```

```
2 IN A, ($FE)
```


## Effects

$$
\begin{aligned}
& \text { IN } r,(C) \\
& \text { IN } A,(n) \text { (no effect) }
\end{aligned}
$$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | 0 |  | $\imath$ | 0 | - |
| - | - |  | - |  | - | - | - |

Timing
r, (n)
r, (C)

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$3 \quad 11 \quad 3,1 \mu \mathrm{~s} \quad 1,57 \mu \mathrm{~s} \quad 0,79 \mu \mathrm{~s} \quad 0,39 \mu \mathrm{~s}$
$3 \quad 12 \quad 3,4 \mu \mathrm{~s} \quad 1,71 \mu \mathrm{~s} \quad 0,86 \mu \mathrm{~s} \quad 0,43 \mu \mathrm{~s}$

Note: IN (C) (or its alternative form IN F, (C)) variant performs an input, but does not store the result, only sets the flags.

Note: some assemblers also allow (BC) to be used instead of (C).

INC s

## INCrement

$s \leftarrow s+1$

| 8-bit | 8-bit | 16-bit |
| :--- | :--- | :--- |
| INC A | INC (HL) | INC BC |
| INC B | INC (IX+d) | INC DE |
| INC C | INC (IY+d) | INC HL |
| INC D | INC IXH** | INC IX |
| INC E | INC IXL** | INC IY |
| INC H | INC IYH** | INC SP |
| INC L | INC IYL** |  |

Increments the operand s or memory addressed by s by 1 .
Effects
8-bit
16-bit (no effect)

Timing
r
rr
IX
IY
(HL)
(IX+d)
(IY+d)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\uparrow$ | 0 | - |
| - | - |  | - |  | - | - | - |

- 8-bit: PV set if value was $\$ 7 \mathrm{~F}$ before incrementing

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 6 | $1,7 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ | $0,21 \mu \mathrm{~s}$ |
| 1 | 6 | $1,7 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ | $0,21 \mu \mathrm{~s}$ |
| 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 3 | 11 | $3,1 \mu \mathrm{~s}$ | $1,57 \mu \mathrm{~s}$ | $0,79 \mu \mathrm{~s}$ | $0,39 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

IND

INDR
INput and Decrement Repeated
do IND
while $\mathrm{B}>0$
Repeats IND until $\mathrm{B}=0$.

## Effects

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | ---: | :---: | :---: | :---: |
| $\mathrm{B}=0$ | 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| $\mathrm{~B} \neq 0$ | 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

INI

Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??
- ZF set if B becomes zero after decrementing, otherwise reset

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |

## INIR

## INput and Increment Repeated

do INI
while $B>0$
Repeats INI until $\mathrm{B}=0$.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | 1 |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{B}=0$ | 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| $\mathrm{~B}=0$ | 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

JP nn

| JumP |  |
| :--- | :--- |
| PC $\leftarrow n n$ |  |
| JP nn | JP (IX) |
| JP (HL) | JP (IY) |

Unconditionally jumps (changes program counter PC to point) to the given absolute address or the memory location addressed by register pair. Unconditional jumps are the fastest way of changing program counter, even faster than JR, but they take more bytes.

## Effects

No effect on flags

## Timing <br> (HL) <br> (IX) <br> (IY) <br> nn

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |

JP $\mathrm{c}, \mathrm{nn} \quad \underline{\mathrm{Jum}} \underline{\mathrm{P}}$ conditionally
if $\mathrm{c}=$ true: JP nn
JP C,nn jumps if CF is set JP M, nn jumps if SF is set
JP NC, $n n$ jumps if $C F$ is reset JP $P, n n \quad$ jumps if $S F$ is reset
$J P Z, n n \quad$ jumps if $Z F$ is set JP PE, nn jumps if PV is set
$J P N Z, n n$ jumps if $Z F$ is reset JP $P O, n n$ jumps if $P V$ is reset
Conditionally jumps to the given absolute address. See CP on page ?? for more details on comparisons.

## Effects

No effect on flags
Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \text { Ts } & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
3 & 10 & 2,9 \mu \mathrm{~s} & 1,43 \mu \mathrm{~s} & 0,71 \mu \mathrm{~s} & 0,36 \mu \mathrm{~s}
\end{array}
$$

JP (C) ${ }^{\text {ZX }} \quad \underline{J u m P}$
$\mathrm{PC} \leftarrow \mathrm{PC} \wedge \$ \mathrm{COOO}+\mathrm{IN}(\mathrm{C}) \ll 6$
Sets bottom 14 bits of current program counter $\mathrm{PC}^{*}$ to value read from I/O port: $\operatorname{PC}[13-0]=($ IN (C) $\ll 6$ ). Can be used to execute code block read from a disk stream.
*"Current PC" is address of the next instruction after JP (C); PC was already advanced after fetching JP (C) instruction from memory. If JP (C) instruction is
located at the very end of 16 K memory block (\$ . FE or \$ . . FF address), then new PC value will land into following 16 K block.

## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| $?$ | $?$ |  | $?$ |  | $?$ | $?$ | $?$ |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$3 \quad 13 \quad 3,7 \mu \mathrm{~s} \quad 1,86 \mu \mathrm{~s} \quad 0,93 \mu \mathrm{~s} \quad 0,46 \mu \mathrm{~s}$

## JR e Jump Relative

$\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
Unconditionally performs relative jump. Offset e is added to the value of program counter PC as signed value to allow jumps forward and backward. Offset is added to PC after JR instruction is read (aka PC+2), so offset is in the range of -126 to 129 . Assembler automatically subtracts 2 from offset value e to generate opcode.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |
| $\begin{array}{ccrrrr} \mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\ 3 & 12 & 3,4 \mu \mathrm{~s} & 1,71 \mu \mathrm{~s} & 0,86 \mu \mathrm{~s} & 0,43 \mu \mathrm{~s} \end{array}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## JR c, n Jump Relative conditionally

if $\mathrm{c}=$ true: JR n
JR C, e jumps if CF is set
JR NC, e jumps if CF is reset
$J R Z$, e jumps if $Z F$ is set
JR NZ, e jumps if ZF is reset
Conditionally performs relative jump. Note: in contrast to JP, JR only supports above 4 conditions. See CP on page ?? for more details on conditions.

## Effects

No effect on flags

## Timing

$$
\begin{aligned}
& c=\text { false } \\
& c=\text { true }
\end{aligned}
$$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 3 | 12 | $3,4 \mu \mathrm{~s}$ | $1,71 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ |

LD d,s
LoaD
$d \leftarrow \mathrm{~s}$
Loads source s into destination d. The following combinations are allowed (source $s$ is represented horizontally, destination d vertically):

|  | A B | C |  |  | H L | L I | I R | IXH | IXL | IYH | IYL | BC | DE | HL | SP | IX | IY | (BC) | (DE) | (HL) | ( IX + d) | (IY+d) | n nn | (nn) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | - |  |  |  | - | - | - - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |
| B | - - |  |  |  | - | - |  | - | - | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  | - | $\bullet$ | $\bullet$ | - |  |
| C | - |  |  |  | - | - |  | $\bullet$ | $\bullet$ | - | $\bullet$ |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| D | - - |  | - |  | - | - |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| E | - |  | - |  | - | - |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | - |  |
| H | - |  |  |  | - | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |
| L | - - |  |  |  | - | - |  |  |  |  |  |  |  |  |  |  |  |  |  | - | $\bullet$ | - | $\bullet$ |  |
| I | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IXH | - |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |
| IXL |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |
| IYH | - |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |
| IYL | - |  |  |  |  |  |  |  |  | $\bullet$ | - |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |
| BC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | $\bullet$ |
| DE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |
| HL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |
| SP |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  | $\bullet$ | $\bullet$ |  |  |  |  |  | $\bullet$ | $\bullet$ |
| IX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | $\bullet$ |
| IY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |
| (BC) | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (DE) | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (HL) | - $\bullet$ |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ( IX +d ) | - $\bullet$ |  |  |  | - | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (IY+d) | - - |  |  |  | - - | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (nn) | $\bullet$ |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ |  |  |  |  |  |  |  |

## Effects

LD A, I and LD A,R
Other variants

## Timing

$$
\begin{aligned}
& \mathrm{r}, \mathrm{r} \\
& \mathrm{SP}, \mathrm{HL} \\
& \mathrm{r}, \mathrm{n} \\
& \mathrm{rr}, \mathrm{~A} \\
& \mathrm{~A},(\mathrm{rr}) \\
& \mathrm{r},(\mathrm{HL}) \\
& (\mathrm{HL}), \mathrm{r} \\
& \mathrm{~A}, \mathrm{I} \\
& \mathrm{~A}, \mathrm{R} \\
& \mathrm{I}, \mathrm{~A} \\
& \mathrm{R}, \mathrm{~A} \\
& \mathrm{SP}, \mathrm{IX} \\
& \mathrm{SP}, \mathrm{IY} \\
& (\mathrm{HL}), \mathrm{n} \\
& \mathrm{rr}, \mathrm{nn} \\
& \mathrm{~A},(\mathrm{nn}) \\
& (\mathrm{nn}), \mathrm{A} \\
& \mathrm{IX}, \mathrm{nn} \\
& \mathrm{IY}, \mathrm{nn} \\
& (\mathrm{HL}), \mathrm{nn} \\
& (\mathrm{nn}), \mathrm{HL} \\
& \mathrm{r},(\mathrm{IX}+\mathrm{d}) \\
& \mathrm{r},(\mathrm{IY}+\mathrm{d}) \\
& (\mathrm{IX}+\mathrm{d}), \mathrm{r} \\
& (\mathrm{IX}+\mathrm{d}), \mathrm{n} \\
& (\mathrm{IY}+\mathrm{d}), \mathrm{r} \\
& (\mathrm{IY}+\mathrm{d}), \mathrm{n} \\
& (\mathrm{IX}), \mathrm{nn} \\
& (\mathrm{IY}), \mathrm{nn} \\
& \mathrm{rr},(\mathrm{nn}) \\
& (\mathrm{nn}), \mathrm{rr}
\end{aligned}
$$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\uparrow$ |  | 0 |  | IFF2 | 0 | - |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 1 | 6 | $1,7 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ | $0,21 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 9 | $2,6 \mu \mathrm{~s}$ | $1,29 \mu \mathrm{~s}$ | $0,64 \mu \mathrm{~s}$ | $0,32 \mu \mathrm{~s}$ |
| 2 | 9 | $2,6 \mu \mathrm{~s}$ | $1,29 \mu \mathrm{~s}$ | $0,64 \mu \mathrm{~s}$ | $0,32 \mu \mathrm{~s}$ |
| 2 | 9 | $2,6 \mu \mathrm{~s}$ | $1,29 \mu \mathrm{~s}$ | $0,64 \mu \mathrm{~s}$ | $0,32 \mu \mathrm{~s}$ |
| 2 | 9 | $2,6 \mu \mathrm{~s}$ | $1,29 \mu \mathrm{~s}$ | $0,64 \mu \mathrm{~s}$ | $0,32 \mu \mathrm{~s}$ |
| 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 2 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 4 | 13 | $3,7 \mu \mathrm{~s}$ | $1,86 \mu \mathrm{~s}$ | $0,93 \mu \mathrm{~s}$ | $0,46 \mu \mathrm{~s}$ |
| 4 | 13 | $3,7 \mu \mathrm{~s}$ | $1,86 \mu \mathrm{~s}$ | $0,93 \mu \mathrm{~s}$ | $0,46 \mu \mathrm{~s}$ |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |
| 5 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 6 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |
| 6 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |
| 6 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |
| 6 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |

LDD LoaD and Decrement
$(\mathrm{DE}) \leftarrow(\mathrm{HL})$
DE $\leftarrow$ DE-1
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
$\mathrm{BC} \leftarrow \mathrm{BC}-1$
Loads contents of memory location addressed by HL to memory location addressed by DE. Then decrements DE, HL and BC register pairs.

Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | $\bullet$ | 0 | - |

- PV set if $\mathrm{BC} \neq 0$ after execution, reset otherwise

Timing Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$416 \quad 4,6 \mu \mathrm{~s} \quad 2,29 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s}$

LDDR LoaD and Decrement Repeated
do LDD
while BC>0
Repeats LDD until BC=0. LDDR can be used for block transfer. See LDIR for an example and comparison of both instructions.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | 0 | 0 | - |

Timing
$\mathrm{BC}=0$
$B C \neq 0$

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

LDDX, LDDRX See page ??

LDI LoaD and Increment
$(\mathrm{DE}) \leftarrow(\mathrm{HL})$
$D E \leftarrow D E+1$
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
$\mathrm{BC} \leftarrow \mathrm{BC}-1$
Same as LDD, except it increments DE and HL.
Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | $\bullet$ | 0 | - |

- PV reset if $\mathrm{BC}=0$ after execution, set otherwise

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |  |

## LDIR LoaD and Increment Repeated

do LDI
while BC>0
Repeats LDI until $\mathrm{BC}=0$. Example of copying 100 bytes from source to destination with LDIR and LDDR:

LDIR $=$ copy forward $\quad$ LDDR $=$ copy backwards

```
LD HL, source
LD DE, destination
LD BC, 100
LDIR
LD HL, source+99
LD DE, destination+99
LD BC, 100
LDDR
```


## Effects

## Timing

$B C=0$
$B C \neq 0$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | 0 | 0 | - |

- 

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

LDIX, LDIRX See pages ?? and ??

## LDWS ${ }^{Z X} \quad$ LoaD Wasp Special <br> $(\mathrm{DE}) \leftarrow(\mathrm{HL})$ <br> INC L <br> INC D

Copies the byte pointed to by HL to the address pointed to by DE. Then increments L and D. Used for vertically copying bytes to Layer 2 display.

## Effects

Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | 0 | - |

- PV set if D was $\$ 7 F$ before increment, otherwise reset

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |

Note: the source data are read only from single 256B (aligned) block of memory, because only L is incremented, not HL pair.

Note: LDWS is alphabetically after LDPIRX, but is placed here to avoid empty space and to allow Next extended LDxx instructions to be presented together

LDDX ${ }^{\text {ZX }} \quad \underline{\text { LoaD }}$ and Decrement extended
if ( HL ) $\neq \mathrm{A}$ : ( DE ) $\leftarrow(\mathrm{HL})$
$D E \leftarrow D E+1$
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
$\mathrm{BC} \leftarrow \mathrm{BC}+1$
Works similar to LDD except:

- Byte is only copied if it's different from the accumulator A
- DE is incremented instead of decremented
- Doesn't change flags


## Effects

No effect on flags
Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$4 \quad 16 \quad 4,6 \mu \mathrm{~s} \quad 2,29 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s}$

LDDRX ${ }^{\text {ZX }} \quad \underline{\text { Loa }} \underline{D}$ and $\underline{\text { Decrement Repeated eXtended }}$
do LDDX
while BC>0
Works similar to LDDR except the differences noted at LDDX above.

## Effects

No effect on flags

> Timing
> $B C=0$
> $B C \neq 0$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

## LDIX ${ }^{\text {ZX }} \quad$ LoaD and Increment eXtended

if $(H L) \neq A: \quad(D E) \leftarrow(H L)$
$D E \leftarrow D E+1$
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
$\mathrm{BC} \leftarrow \mathrm{BC}-1$
Works similar to LDI except:

- Byte is only copied if it's different from the accumulator A
- Doesn't change flags


## Effects

No effect on flags

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :--- | :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |  |

## LDIRX ${ }^{Z X} \quad \underline{\text { LoaD }}$ and Increment Repeated extended

```
do LDIX
while BC>0
```

Works similar to LDIR except the differences noted at LDIX on previous page.

## Effects

No effect on flags

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

Timing
$\mathrm{BC}=0$
$B C \neq 0$

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |

## LDPIRX ${ }^{Z X} \quad \underline{\text { LoaD }} \underline{\text { Pattern fill and }} \underline{\text { Increment }}$ extended

do
$\mathrm{t} \leftarrow(\mathrm{HL} \wedge \$ \mathrm{FFF} 8+\mathrm{E} \wedge 7)$
if $\mathrm{t} \neq \mathrm{A}$ : ( DE ) $\leftarrow \mathrm{t}$
$D E \leftarrow D E+1$
$\mathrm{BC} \leftarrow \mathrm{BC}-1$
while $B C>0$
Similar to LDIRX except the source byte address is not just HL, but is obtained by using the top 13 bits of HL and lower 3 bits of DE. Furthermore HL is not incremented during the loop; it serves as the base address of the aligned 8byte lookup table. DE works as destination and also wrapping index $0 . .7$ into the table. This instruction is intended for "pattern fill" functionality.

## Effects

No effect on flags

## Timing

$\mathrm{BC}=0$
$B C \neq 0$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |
|  |  |  |  |  |  |  |  |
| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |  |  |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |  |  |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |  |  |

## LDWS <br> See page ??

MIRROR $A^{Z X}$
MIRROR bits


Mirrors (reverses the order) of bits in the accumulator A.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
2 & 8 & 2,3 \mu \mathrm{~s} & 1,14 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s}
\end{array}
$$

Note: Older core versions also supported MIRROR DE, but this was removed.

MUL $\mathrm{D}, \mathrm{E}^{\mathrm{ZX}}$

## MULtiply

$\mathrm{DE} \leftarrow \mathrm{D} \times \mathrm{E}$
Multiplies D by E, storing 16-bit result into DE.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

NEG
NEGate
$\mathrm{A} \leftarrow-\mathrm{A}$
Negates contents of the accumulator A and stores result back to A.
Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | $\imath$ |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

NEXTREG $n, s^{z x}$ set NEXT REGister value
$\mathrm{HwNextReg}[\mathrm{n}] \leftarrow \mathrm{s}$
NEXTREG n,A NEXTREG n, n'
Directly sets the Next Feature Control Registers without going through ports TBBlue Register Select \$243B and TBBlue Register Access \$253B. See section ?? for ports list.

## Effects

No effect on flags

## Timing <br> r, A <br> r, n

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 17 | $4,9 \mu \mathrm{~s}$ | $2,43 \mu \mathrm{~s}$ | $1,21 \mu \mathrm{~s}$ | $0,61 \mu \mathrm{~s}$ |
| 5 | 20 | $5,7 \mu \mathrm{~s}$ | $2,86 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ |

## NOP

## No OPeration

Does nothing for 4 cycles.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |

## OR s bitwise OR

$A \leftarrow A \vee s$

| OR A | OR E | OR (HL) | OR IXH** |
| :--- | :--- | :--- | :--- |
| OR B | OR H | OR (IX+d) | OR IXL* |
| OR C | OR L | OR (IY+d) | OR IYH** |
| OR D | OR n |  | OR IYL** |

Performs bitwise or between the accumulator A and operand s or contents of memory addressed by s. Then stores the result back to A. Individual bits are OR'ed like this:

| A | $\mathbf{s}$ | Result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Effects

| SF | ZF |  | HF |  | PVV | NF | CF |
| :---: | :---: | :--- | :---: | :--- | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | 0 |  | $\imath$ | 0 | 0 |

Timing
r
n
(HL)
(IX+d)
(IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

## OTDR OuTput and DecRement

```
do OUTD
while B>0
```

Repeats OUTD (see page ??) until B=0. Similar to OTIR except HL is decremented instead of incremented.

## Effects

$$
\underset{B=0}{\text { Timing }}
$$

$\mathrm{B} \neq 0$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | 1 |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??


## OTIR $\underline{\text { OuTput and IncRement }}$

do OUTI
while $\mathrm{B}>0$
Repeats OUTI (see page ??) until B=0. Similar to OTDR except HL is incremented instead of decremented.

## Effects

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |
| 5 | 21 | $6,0 \mu \mathrm{~s}$ | $3,00 \mu \mathrm{~s}$ | $1,50 \mu \mathrm{~s}$ | $0,75 \mu \mathrm{~s}$ |


| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | 1 |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??

Timing
Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$\mathrm{B}=0$
$B \neq 0$
$4 \quad 16 \quad 4,6 \mu \mathrm{~s} \quad 2,29 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s}$
$521 \quad 6,0 \mu \mathrm{~s} \quad 3,00 \mu \mathrm{~s} \quad 1,50 \mu \mathrm{~s} \quad 0,75 \mu \mathrm{~s}$

## OUT (d), s OUTput to port

(d) $\leftarrow S$

OUT ( n ) , A

$$
\begin{aligned}
& \text { OUT (C) , A } \\
& \text { OUT (C), B } \\
& \text { OUT (C), C } \\
& \text { OUT (C) , D } \\
& \text { OUT (C), E } \\
& \text { OUT (C), H } \\
& \text { OUT (C) , L }
\end{aligned}
$$

$$
\text { OUT (C) , } 0^{* *}
$$

Writes the value of operand $s$ to the port at address d. Port addresses are always 16 -bit values defined like this:

Address Bits

| Variant | $15-8$ | $7-0$ |
| :---: | :---: | :---: |
| OUT (n), A | A | n |
| OUT (C), r | B | C |

## Effects

No effect on flags

## Timing

(n), A
(C) , r

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 11 | $3,1 \mu \mathrm{~s}$ | $1,57 \mu \mathrm{~s}$ | $0,79 \mu \mathrm{~s}$ | $0,39 \mu \mathrm{~s}$ |
| 3 | 12 | $3,4 \mu \mathrm{~s}$ | $1,71 \mu \mathrm{~s}$ | $0,86 \mu \mathrm{~s}$ | $0,43 \mu \mathrm{~s}$ |

Note: on the Next FPGA OUT (C), 0 variant outputs 0 to the port at address BC, but some Z80 chips may output different value like $\$$ FF, so it is not recommended to use OUT (C), 0 if you want to reuse your code on original ZX Spectrum also.

## OUTD OUTput and Decrement

$(B C) \leftarrow(H L)$
$\mathrm{HL} \leftarrow \mathrm{HL}-1$
$B \leftarrow B-1$
Outputs the value from contents of memory addressed by HL to port on address BC. Then decrements both, HL and B.

## Effects

Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??
- ZF set if $\mathrm{B}=0$ after decrement, reset otherwise

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
4 & 16 & 4,6 \mu \mathrm{~s} & 2,29 \mu \mathrm{~s} & 1,14 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s}
\end{array}
$$

OUTI

## OUTput and Increment

$B \leftarrow B-1$
$(\mathrm{BC}) \leftarrow(\mathrm{HL})$
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
Similar to OUTD (see page ??) except HL is incremented.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ |  | $\bullet$ |  | $\bullet$ | 1 | - |

- SF, HF and PV are destroyed on Next, for other Z80 computers see ??
- ZF set if $\mathrm{B}=0$ after decrement, reset otherwise

> Timing

$(B C) \leftarrow(H L)$
$\mathrm{HL} \leftarrow \mathrm{HL}+1$
Similar to OUTI except it doesn't decrement B.
Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $?$ | $?$ |  | $?$ |  | $?$ | $?$ | $?$ |

## Timing

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 4 | 16 | $4,6 \mu \mathrm{~s}$ | $2,29 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ |

PIXELAD ${ }^{\text {ZX }}$ PIXEL ADdress
HL $\leftarrow \$ 4000+((D \wedge \$ C 0) \ll 5)+((D \wedge \$ 07) \ll 8)+((D \wedge \$ 38) \ll 2)+(E \gg 3)$
Takes E and D as the ( $\mathrm{x}, \mathrm{y}$ ) coordinates of a point and calculates the address of the byte containing this pixel in the pixel area of standard ULA screen 0. Result is stored in HL.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
2 & 8 & 2,3 \mu \mathrm{~s} & 1,14 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s}
\end{array}
$$

## PIXELDN ${ }^{Z X}$ PIXEL Down

if $(\mathrm{HL} \wedge \$ 700) \neq \$ 700$

$$
\mathrm{HL} \leftarrow \mathrm{HL}+256
$$

else if $(H L \wedge \$ E 0) \neq \$ E 0$
$\mathrm{HL} \leftarrow \mathrm{HL} \wedge \$ \mathrm{~F} 8 \mathrm{FF}+\$ 20$
else
$\mathrm{HL} \leftarrow \mathrm{HL} \wedge \$ \mathrm{~F} 81 \mathrm{~F}+\$ 800$
Updates the address in HL (likely from prior PIXELAD or PIXELDN) to move down by one line of pixels of standard ULA screen 0 .

## Effects

No effect on flags

## Timing

| SF ZF  HF  PV NF CF <br> - -  -  - - -Mc <br> 2 |
| :---: |

POP rr POP from stack
$\begin{array}{ll}\mathrm{rr} r_{h} \leftarrow(\mathrm{SP}+1) & \\ \mathrm{rr} \leftarrow(\mathrm{SP}) & \\ \mathrm{SP} \leftarrow \mathrm{SP}+2 & \\ \mathrm{POP} \text { AF } & \\ \text { POP BC } & \text { POP IX } \\ \text { POP DE } & \text { POP IY } \\ \text { POP HL } & \\ \end{array}$
Copies 2 bytes from stack pointer SP into contents of the given register pair ss and increments SP by 2.

## Effects

No effect
POP AF

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | $\imath$ | $\imath$ |

- POP AF flags set directly to low 8-bits of the value from SP


## Timing

rr
IX
IY

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |

## PUSH ss PUSH on stack

$(\mathrm{SP}-2) \leftarrow \mathrm{SS}_{1}$
$(\mathrm{SP}-1) \leftarrow \mathrm{SS}_{\mathrm{h}}$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$

| PUSH AF | PUSH IX | PUSH $\mathrm{nn}^{\text {ZX }}$ |
| :--- | :--- | :--- |
| PUSH BC | PUSH IY |  |
| PUSH DE |  |  |
| PUSH HL |  |  |

Copies contents of a register pair to the top of the stack pointer SP , then decrements SP by 2. Next extended PUSH nn also allows pushing immediate 16 -bit value.

## Effects

No effect on flags

## Timing

rr
IX
IY
nn

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$311 \quad 3,1 \mu \mathrm{~s} \quad 1,57 \mu \mathrm{~s} \quad 0,79 \mu \mathrm{~s} \quad 0,39 \mu \mathrm{~s}$
$4 \quad 15 \quad 4,3 \mu \mathrm{~s} \quad 2,14 \mu \mathrm{~s} \quad 1,07 \mu \mathrm{~s} \quad 0,54 \mu \mathrm{~s}$
$4 \quad 15 \quad 4,3 \mu \mathrm{~s} \quad 2,14 \mu \mathrm{~s} \quad 1,07 \mu \mathrm{~s} \quad 0,54 \mu \mathrm{~s}$
$623 \quad 6,6 \mu \mathrm{~s} \quad 3,29 \mu \mathrm{~s} \quad 1,64 \mu \mathrm{~s} \quad 0,82 \mu \mathrm{~s}$

RES b, s RESet bit
$\mathrm{S}_{\mathrm{b}} \leftarrow 0$

| RES b,A | RES b, (IX + d), ${ }^{* *}$ | RES b, (IY+d), ${ }^{* *}$ |
| :---: | :---: | :---: |
| RES b, B | RES b, ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{B}^{* *}$ | RES b, (IY+d), $\mathrm{B}^{* *}$ |
| RES b, C | RES b, (IX+d), $\mathrm{C}^{* *}$ | RES b, (IY+d), $\mathrm{C}^{* *}$ |
| RES b, D | RES b, (IX + d), ${ }^{* *}$ | RES b, (IY+d), ${ }^{* *}$ |
| RES b,E | RES b, (IX + d), $\mathrm{E}^{* *}$ | RES b, (IY+d), $\mathrm{E}^{* *}$ |
| RES b, H | RES b, (IX +d ), $\mathrm{H}^{* *}$ | RES b, (IY+d), $\mathrm{H}^{* *}$ |
| RES b, L | RES b, (IX + ) , L ${ }^{* *}$ | RES b, (IY+d), $\mathrm{L}^{* *}$ |
| RES b, (HL) |  |  |
| RES b, (IX + d) |  |  |
| RES b, (IY+d) |  |  |

Resets bit b (0-7) of the given register s or memory location addressed by operand s.

## Effects

No effect on flags

## Timing

r
(HL)
(IX+d)
(IY+d)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

## RET

## RETurn from subroutine

$\mathrm{PC}_{1} \leftarrow(\mathrm{SP})$
$\mathrm{PC}_{\mathrm{h}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
Returns from subroutine. The contents of program counter PC is POP-ed from stack so next instruction will be loaded from there.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 10 | $2,9 \mu \mathrm{~s}$ | $1,43 \mu \mathrm{~s}$ | $0,71 \mu \mathrm{~s}$ | $0,36 \mu \mathrm{~s}$ |

## RET c RETurn from subroutine conditionally

```
if c=true: RET
```

RET C, nn returns if CF is set RET M,nn returns if SF is set RET NC, nn returns if CF is reset RET P, nn returns if SF is reset RET Z ,nn returns if ZF is set RET PE,nn returns if PV is set RET NZ, nn returns if ZF is reset RET PO, nn returns if PV is reset If given condition is met, RET is performed, as described above.

## Effects

No effect on flags

## Timing

$c=$ false
$\mathrm{c}=$ true

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

## RETI $\quad$ RETurn from Interrupt

$\mathrm{PC}_{1} \leftarrow(\mathrm{SP})$
$\mathrm{PC}_{\mathrm{h}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
Returns from maskable interrupt; restores stack pointer SP and signals to I/O device that interrupt routine is completed.
Note that RETI doesn't re-enable interrupts that were disabled when interrupt routine started - EI should be called before RETI to do that.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |

## RETN $\quad$ RETurn from Non-maskable interrupt

$\mathrm{PC}_{1} \leftarrow(\mathrm{SP})$
$\mathrm{PC}_{\mathrm{h}} \leftarrow(\mathrm{SP}+1)$
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
IFF1 $\leftarrow$ IFF2
Returns from non-maskable interrupt; restores stack pointer SP and copies state of IFF2 back to IFF1 so that maskable interrupts are re-enabled.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | ---: | ---: | ---: | ---: | ---: |
| 4 | 14 | $4,0 \mu \mathrm{~s}$ | $2,00 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ |

RL s

## Rotate Left

$$
\frac{\mathrm{CF}}{\frac{7}{\mathrm{~T}} \stackrel{-0}{ }}
$$

RL A
RL (IX+d), $A^{* *}$
RL (IY+d), $A^{* *}$
RL B
RL (IX+d), $\mathrm{B}^{* *}$
RL (IY+d), $\mathrm{B}^{* *}$
RL C
RL (IX+d), $\mathrm{C}^{* *}$
RL (IY+d), C**
RL D
RL (IX+d), $\mathrm{D}^{* *}$
RL (IY+d), $\mathrm{D}^{* *}$
RL E
RL (IX+d), $E^{* *}$
RL (IY+d), $E^{* *}$
RL H
RL (IX+d), $\mathrm{H}^{* *}$
RL (IY+d), $\mathrm{H}^{* *}$
RL L
RL (IX+d), $\mathrm{L}^{* *}$
RL (IY+d), L**
RL (HL)
RL (IX+d)
RL (IY+d)

Performs 9-bit left rotation of the value of the operand s or memory addressed by sthrough the carry flag CF so that contents of CF are moved to bit 0 and bit 7 to CF. Result is then stored back to s.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | 0 |  | $\imath$ | 0 | $\imath$ |

## Timing

r
(HL)
(IX+d)
(IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

## RLA

## Rotate Left Accumulator



Performs RL A, but twice faster and preserves SF and ZF.

## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | - | 0 | $\uparrow$ |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$ $14 \quad 1,1 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s} \quad 0,29 \mu \mathrm{~s} \quad 0,14 \mu \mathrm{~s}$

Rotate Left Circular
CF $-\frac{7 \leftarrow 0}{\mathrm{~T}}$
RLC A
RLC B
RLC C
RLC D
RLC E
RLC H
RLC L
RLC (IX+d), $\mathrm{A}^{* *}$
RLC (IY+d), $A^{* *}$
RLC ( $I X+d$ ), $B^{* *}$
RLC ( $I Y+d$ ), $\mathrm{B}^{* *}$
RLC ( $I X+d$ ), $C^{* *}$
RLC (IY+d), $\mathrm{C}^{* *}$
RLC (IX+d), $\mathrm{D}^{* *}$
RLC (IY+d), $\mathrm{D}^{* *}$
RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{E}^{* *}$
RLC ( $I Y+d$ ), $E^{* *}$
RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{H}^{* *}$
RLC ( $I Y+d$ ), $H^{* *}$

RLC (HL)
RLC (IX+d)
RLC (IY+d)
Performs 8-bit rotation to the left. Bit 7 is moved to carry flag CF as well as to bit 0 . Result is then stored back to s.

Note: undocumented variants work slightly differently:
RLC r, (IX+d):
$r \leftarrow(I X+d)$
RLC r
RLC $r,(I Y+d):$
$(\mathrm{IX}+\mathrm{d}) \leftarrow \mathrm{r}$
$\mathrm{r} \leftarrow(\mathrm{I}+\mathrm{d})$
RLC r
$(\mathrm{IY}+\mathrm{d}) \leftarrow \mathrm{r}$

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\hat{\imath}$ |  | 0 |  | $\hat{\imath}$ | 0 | $\imath$ |

## Timing

r
(HL)
(IX+d)
(IY+d)

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$2 \quad 8 \quad 2,3 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s} \quad 0,29 \mu \mathrm{~s}$
$4 \quad 15 \quad 4,3 \mu \mathrm{~s} \quad 2,14 \mu \mathrm{~s} \quad 1,07 \mu \mathrm{~s} \quad 0,54 \mu \mathrm{~s}$
$6 \quad 23 \quad 6,6 \mu \mathrm{~s} \quad 3,29 \mu \mathrm{~s} \quad 1,64 \mu \mathrm{~s} \quad 0,82 \mu \mathrm{~s}$
$623 \quad 6,6 \mu \mathrm{~s} \quad 3,29 \mu \mathrm{~s} \quad 1,64 \mu \mathrm{~s} \quad 0,82 \mu \mathrm{~s}$

## RLCA Rotate Left Circular Accumulator <br> 

Performs RLC A, but twice faster and preserves SF and ZF.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | - | 0 | $\imath$ |

## Timing

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
1 & 4 & 1,1 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s} & 0,14 \mu \mathrm{~s}
\end{array}
$$

## RLD <br> Rotate Left bcd Digit


Performs leftward 12 -bit rotation of 4 -bit nibbles where 2 least significant nibbles are stored in memory location addressed by HL and most significant digit as lower 4 bits of the accumulator A.
If used with BCD numbers: as the shift happens by 1 digit to the left, this effectively results in multiplication with 10. A acts as a sort of decimal carry in the operation. Example of multiplying multi-digit BCD number by 10:

```
MultiplyBy10:
; number=0123
    LD HL, number+digits-1
    LD B, digits ; number of repeats
    XOR A ; reset "carry"
lp: RLD ; multiply by 10
    DEC HL ; prev 2 digits
    DJNZ lp ; number=1230, A=0
number:
    DB $01, $23
digits = $-number ;(2)
```


## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | 0 |  | $\imath$ | 0 | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \text { Ts } & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
5 & 18 & 5,1 \mu \mathrm{~s} & 2,57 \mu \mathrm{~s} & 1,29 \mu \mathrm{~s} & 0,64 \mu \mathrm{~s}
\end{array}
$$

Note: instruction doesn't assume any format of the data; it simply rotates nibbles. So while it's most frequently associated with BCD numbers, it can be used for shifting hexadecimal values (in which case it would represent multiplication by 16) or any other content.

## $R R$ s Rotate Right

$\rightarrow \underset{\mathrm{S}}{\rightarrow \rightarrow 0} \rightarrow \mathrm{CF}$
RR A
RR B
RR C
RR (IX+d), $A^{* *}$
RR (IY+d), $A^{* *}$
RR D
RR (IX+d), $\mathrm{B}^{* *}$
RR (IY+d), $\mathrm{B}^{* *}$
RR D
RR (IX+d), C ${ }^{* *}$
RR (IY+d), $\mathrm{C}^{* *}$
RR E
RR (IX+d), $\mathrm{D}^{* *}$
RR (IY+d), $D^{* *}$
RR H
RR (IX+d), $E^{* *}$
RR (IY+d), $E^{* *}$
RR ( $I Y+d$ ) , $H^{* *}$
RR L
RR (IX+d), $\mathrm{H}^{* *}$
RR ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{L}^{* *}$
RR (HL)
RR (IX+d)
RR ( $I Y+d$ )

Performs 9-bit right rotation of the contens of the operand $s$ or memory addressed by s through carry flag CF so that contents of CF are moved to bit 7 and bit 0 to CF. Result is then stored back to $s$.

## Effects

## Timing

r
(HL)
(IX+d)
(IY+d)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | 0 |  | $\downarrow$ | 0 | $\imath$ |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

## RRA

Rotate Right $\underline{\text { Accumulator }}$
$\xrightarrow[\mathrm{A}]{\rightarrow \rightarrow \mathrm{CF}}$
Performs RR A, but twice faster and preserves SF and ZF.
Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | - | 0 | $\downarrow$ |

Timing
$\begin{array}{ccrrrr}\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\ 1 & 4 & 1,1 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s} & 0,14 \mu \mathrm{~s}\end{array}$

RRC s Rotate Right Circular
$\rightarrow \underset{\mathrm{s}}{7 \rightarrow 0} \longrightarrow \mathrm{CF}$

| RRC A | RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{A}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ |
| :---: | :---: | :---: |
| RRC B | RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{B}^{* *}$ |
| RRC C | RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ |
| RRC D | RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ |
| RRC E | RRC ( $\mathrm{IX}+\mathrm{d}$ ) , E** | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ |
| RRC H | RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ |
| RRC L | RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ |

RRC (HL)
RRC (IX+d)
RRC (IY+d)
Performs 8-bit rotation of the source s to the right. Bit 0 is moved to CF as well as to bit 7. Result is then stored back to $s$.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | $\imath$ |  | 0 |  | $\imath$ | 0 | $\imath$ |

## Timing

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
r
(HL)
(IX+d)
(IY+d)

| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

RRCA

RRD

Rotate Right Circular Accumulator
$\xrightarrow[\mathrm{A}]{\rightarrow \rightarrow \mathrm{CF}}$
Performs RRC A, but twice faster and preserves SF and ZF.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | - | 0 | $\imath$ |

## Timing

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
1 & 4 & 1,1 \mu \mathrm{~s} & 0,57 \mu \mathrm{~s} & 0,29 \mu \mathrm{~s} & 0,14 \mu \mathrm{~s}
\end{array}
$$

Rotate Right bcd Digit

Similar to RLD (page ??) except rotation is to the right. If used with BCD values, this operation effectively divides 3-digit BCD number by 10 and stores
remainder in A. Taking the example from RLD, we can easily convert it to division by 10 simply by using RRD. Note however we also need to change the order - we start from MSB now (which is exactly how division would be performed by hand):

```
DivideBy10:
    LD HL, number ; number=0123
    LD B, digits ; number of repeats
    XOR A ; reset "carry"
lp: RRD ; divide by 10
    INC HL ; next 2 digits
    DJNZ lp ; number=0012, A=3
number:
    DB $01, $23
digits = $-number ; (2)
```

Progression

$$
\begin{array}{llll}
{ }_{l}^{\text {ine }} & \text { number } & A & B \\
\hline \begin{array}{llll}
2-4 \\
\downarrow
\end{array} \underbrace{0123}_{(\mathrm{HL})} & 0 & 2 \\
\begin{array}{llll}
0-7 & \underbrace{0023}_{\text {(HL) }} & 1 & 1 \\
0 & 0 & \\
\underbrace{5-7}_{0} & \underbrace{0012}_{(\mathrm{HL})} & 3 & 0
\end{array}
\end{array}
$$

## Effects

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | 0 |  | $\imath$ | 0 | - |

$$
\begin{array}{ccrrrr}
\mathrm{Mc} & \mathrm{Ts} & 3.5 \mathrm{MHz} & 7 \mathrm{MHz} & 14 \mathrm{MHz} & 28 \mathrm{MHz} \\
5 & 18 & 5,1 \mu \mathrm{~s} & 2,57 \mu \mathrm{~s} & 1,29 \mu \mathrm{~s} & 0,64 \mu \mathrm{~s}
\end{array}
$$

## RST n

ReSTart
(SP-1) $\leftarrow \mathrm{PC}_{\mathrm{h}}$
$(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{1}$
$\mathrm{SP} \leftarrow \mathrm{SP}-2$
$\mathrm{PC} \leftarrow \mathrm{n}$

| RST \$00 | RST \$20 |
| :--- | :--- |
| RST \$08 | RST \$28 |
| RST \$10 | RST \$30 |
| RST \$18 | RST \$38 |

Restarts at the zero page address s. Only above addresses are possible, all in page 0 of the memory, therefore the most significant byte of the program counter PC is loaded with $\$ 00$. The instruction may be used as a fast response to an interrupt.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 11 | $3,1 \mu \mathrm{~s}$ | $1,57 \mu \mathrm{~s}$ | $0,79 \mu \mathrm{~s}$ | $0,39 \mu \mathrm{~s}$ |

SBC d,s SuBtract with Carry

| $\mathrm{d} \leftarrow \mathrm{d}$-s-CF |  |  |
| :---: | :---: | :---: |
| 8 bit | 8 bit | 16 bit |
| SBC A, A | SBC A, $\mathrm{IXH}^{* *}$ | SBC HL, BC |
| SBC A, B | SBC A, IXL** | SBC HL, DE |
| SBC A, C | SBC A, $\mathrm{IYH}^{* *}$ | SBC HL, HL |
| SBC A, D | SBC A, IYL** | SBC HL, SP |
| SBC A, E | SBC A, (HL) |  |
| SBC A, H | SBC A, (IX+d) |  |
| SBC A, L | SBC A, (IY+d) |  |
| SBC A, n |  |  |

Subtracts source operand s or contents of the memory location addressed by s and carry flag CF from destination d. Result is then stored to destination d.

Effects
8-bit
16-bit

| SF | ZF |  | HF |  | P(V) | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | $\imath$ |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | $\imath$ |

- 16 -bit: HF set by carry from bit 11 (half carry in high byte)
Timing
r
n
(HL)
$\mathrm{HL}, \mathrm{rr}$
$(I X+d)$
$(I Y+d)$

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

Set Carry Flag
$\mathrm{CF} \leftarrow 1$
Sets carry flag CF.
Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  | - | 0 | 1 |

Timing

## SET b,s SET bit

$\mathrm{s}_{\mathrm{b}} \leftarrow 1$

| SET b,A | SET b, (IX+d), ${ }^{* *}$ | SET b, (IY+d), A* |
| :---: | :---: | :---: |
| SET b, B | SET b, (IX+d), ${ }^{* *}$ | SET b, (IY+d), $\mathrm{B}^{* *}$ |
| SET b, C | SET b, (IX+d), $\mathrm{C}^{* *}$ | SET b, (IY+d), $\mathrm{C}^{* *}$ |
| SET b, D | SET b, ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | SET b, (IY+d), ${ }^{* *}$ |
| SET b,E | SET b, (IX + d), $\mathrm{E}^{* *}$ | SET b, (IY+d), ${ }^{* *}$ |
| SET b, H | SET b, (IX + d), $\mathrm{H}^{* *}$ | SET b, (IY+d), $\mathrm{H}^{* *}$ |
| SET b, L | SET b, (IX + ) , L** | SET b, (IY+d), $\mathrm{L}^{* *}$ |

SET b, (HL)
SET b, (IX+d)
SET b, (IY+d)

Sets bit b (0-7) of operand s or memory location addressed by s .
Note: undocumented variants work slightly differently:

```
SET b,(IX+d),r:
r\leftarrow(IX+d)
rb}\leftarrow
(IX+d)\leftarrowr
```


## Effects

No effect on flags

## Timing

r
(HL)
(IX+d)
(IY+d)

SET b, (IY+d), r:
$\mathrm{r} \leftarrow(\mathrm{IY}+\mathrm{d})$
$\mathrm{r}_{\mathrm{b}} \leftarrow 1$
$(I Y+d) \leftarrow r$

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |

Mc Ts $3.5 \mathrm{MHz} \quad 7 \mathrm{MHz} \quad 14 \mathrm{MHz} \quad 28 \mathrm{MHz}$
$2 \quad 8 \quad 2,3 \mu \mathrm{~s} \quad 1,14 \mu \mathrm{~s} \quad 0,57 \mu \mathrm{~s} \quad 0,29 \mu \mathrm{~s}$
$4 \quad 15 \quad 4,3 \mu \mathrm{~s} \quad 2,14 \mu \mathrm{~s} \quad 1,07 \mu \mathrm{~s} \quad 0,54 \mu \mathrm{~s}$
$623 \quad 6,6 \mu \mathrm{~s} \quad 3,29 \mu \mathrm{~s} \quad 1,64 \mu \mathrm{~s} \quad 0,82 \mu \mathrm{~s}$
$623 \quad 6,6 \mu \mathrm{~s} \quad 3,29 \mu \mathrm{~s} \quad 1,64 \mu \mathrm{~s} \quad 0,82 \mu \mathrm{~s}$

## SETAE ${ }^{\text {ZX }} \quad \underline{\text { SET }}$ Accumulator from E

A↔unsigned (\$80) >> (E $\wedge 7$ )
Takes the bit number to set from E (only the low 3 bits) and sets the value of the accumulator A to the value of that bit, but counted from top to bottom ( $\mathrm{E}=0$ will produce $\mathrm{A} \leftarrow \$ 80$, $\mathrm{E}=7$ will produce $\mathrm{A} \leftarrow \$ 01$ and so on). This works as pixel mask for ULA bitmap modes, when E represents x-coordinate 0-255.

## Effects

No effect on flags

## Timing

| SF ZF  HF  PV NF CF <br> - -  -  - - - |
| :---: |
| Mc <br> 2 |

## SLA s

Shift Left Arithmetic
CF $-\frac{7 \leftarrow 0}{\mathrm{~s}} \leftarrow 0$

SLA A
SLA B
SLA C
SLA D
SLA E
SLA H
SLA L
SLA (HL)
SLA (IX+d)
SLA (IY+d)

SLA (IX+d), A*
SLA (IX+d), $\mathrm{B}^{* *}$
SLA (IX+d), C**
SLA (IX+d), D*
SLA (IX+d), $E^{* *}$
SLA (IX+d), $\mathrm{H}^{* *}$
SLA (IX+d), L**

SLA (IY+d), $\mathrm{A}^{* *}$
SLA (IY+d), $\mathrm{B}^{* *}$
SLA ( $I Y+d$ ), $C^{* *}$
SLA (IY+d), D*
SLA (IY+d), $E^{* *}$
SLA ( $I Y+d$ ) , $H^{* *}$
SLA (IY+d), $\mathrm{L}^{* *}$

Performs arithmetic shift left of the operand s or memory location addressed by s. Bit 0 is forced to 0 and bit 7 is moved to CF.

Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | $\imath$ |  | 0 |  | $\imath$ | 0 | $\imath$ |

Timing
$\quad \mathrm{r}$
(HL)
(IX+d)
(IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

## SLL

## Shift Left Logical

This mnemonic has no associated opcode on Next. There is no difference between logical and arithmetic shift left, use SLA for both. Some assemblers will allow SLL as equivalent, but unfortunately, some will assemble it as SLI, so it's best avoiding.

SLI s ${ }^{* *} \quad \underline{\text { Shift Left and Increment }}$
SL1 $s^{* *} \quad \underline{\text { Sh}}$ ift $\underline{\text { Left and add } \underline{1}}$
$\mathrm{CF}-\frac{7 \leftarrow 0}{\mathrm{~s}} \leftarrow 1$


Undocumented instruction. Similar to SLA except 1 is moved to bit 0 .

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\hat{\imath}$ |  | 0 |  | $\hat{\imath}$ | 0 | $\imath$ |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

Note: most assemblers will accept both variants: SLI or SL1, but some may only accept one or the other, while some may expect SLL instead.

SRA s $\underline{\text { Shift Right Arithmetic }}$
$\rightarrow \underset{\mathrm{s}}{7 \rightarrow 0} \rightarrow \mathrm{CF}$

| SRA A | SRA (HL) | SRA (IX+d), A** | SRA (IY+d), ${ }^{* *}$ |
| :---: | :---: | :---: | :---: |
| SRA B | SRA (IX+d) | SRA (IX+d), ${ }^{* *}$ | SRA (IY+d), $\mathrm{B}^{* *}$ |
| SRA C | SRA (IY+d) | SRA (IX + d) , C ${ }^{* *}$ | SRA (IY+d), C** |
| SRA D |  | SRA (IX + d) , D** | SRA (IY+d), $\mathrm{D}^{* *}$ |
| SRA E |  | SRA (IX + d) , E ${ }^{* *}$ | SRA ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{E}^{* *}$ |
| SRA H |  | SRA ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{H}^{* *}$ | SRA (IY+d), $\mathrm{H}^{* *}$ |
| SRA L |  | SRA (IX + d), $\mathrm{L}^{* *}$ | SRA ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ |

Performs arithmetic shift right of the operand s or memory location addressed by s. Bit 0 is moved to CF while bit 7 remains unchanged (on the assumption that it's the sign bit).

## Effects

## Timing

r
(HL)
(IX+d)
(IY+d)

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | 0 |  | $\imath$ | 0 | $\imath$ |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

SRL s Shift Right Logical
$0 \rightarrow \underset{\mathrm{~S}}{7 \rightarrow 0} \rightarrow \mathrm{CF}$
SRL A SRL (HL)

SRL (IX+d), A*
SRL (IX+d), $\mathrm{B}^{* *}$
SRL (IX+d), C ${ }^{* *}$
SRL (IX+d), D**
SRL (IX+d), $\mathrm{E}^{* *}$
SRL (IX+d), $\mathrm{H}^{* *}$
SRL (IX+d), $\mathrm{L}^{* *}$

SRL (IY+d), A*
SRL (IY+d), $\mathrm{B}^{* *}$
SRL (IY+d), $\mathrm{C}^{* *}$
SRL (IY+d), $\mathrm{D}^{* *}$
SRL (IY+d), E*
SRL (IY+d), $\mathrm{H}^{* *}$
SRL (IY+d), L**

Performs logical shift right of the operand s or memory location addressed by $s$. Bit 0 is moved to CF while 0 is moved to bit 7 .

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | 0 |  | $\imath$ | 0 | $\imath$ |

Timing
$\quad \mathrm{r}$
(HL)
(IX+d)
(IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |
| 4 | 15 | $4,3 \mu \mathrm{~s}$ | $2,14 \mu \mathrm{~s}$ | $1,07 \mu \mathrm{~s}$ | $0,54 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |
| 6 | 23 | $6,6 \mu \mathrm{~s}$ | $3,29 \mu \mathrm{~s}$ | $1,64 \mu \mathrm{~s}$ | $0,82 \mu \mathrm{~s}$ |

SUB s

## SUBtract

| A $\leftarrow$ A-s |  |  |
| :--- | :--- | :--- |
| SUB A | SUB n | SUB $I X H^{* *}$ |
| SUB B | SUB (HL) | SUB IXL** |
| SUB C | SUB (IX+d) | SUB IYH** |
| SUB D | SUB (IY+d) | SUB IYL** |
| SUB E |  |  |
| SUB H |  |  |
| SUB L |  |  |

Subtracts 8 -bit immediate value, operand s or memory location addressed by c from accumulator A. Then stores result back to A.

## Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | 1 | $\imath$ |

## Timing

r
n
(HL)
(IX+d)
(IY+d)

| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | ---: | ---: | ---: | ---: |
| 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

## SWAPNIBZX

## SWAP NIBbles

A $\stackrel{\square}{\text { 7654|3210 }}$
Swaps the high and low nibbles of accumulator A.

## Effects

No effect on flags

## Timing

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | - | - | - |


| Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 8 | $2,3 \mu \mathrm{~s}$ | $1,14 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ |

TEST $\mathrm{n}^{\mathrm{ZX}} \frac{\text { TEST }}{\mathrm{A} \wedge \mathrm{n}}$
Similar to CP (page ??), but performs an AND instead of a subtraction.
Effects

| SF | ZF |  | HF |  | PV | NF | CF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\imath$ | $\imath$ |  | $\imath$ |  | $\imath$ | $?$ | $\imath$ |

## Timing

bitwise eXclusive OR
$A \leftarrow A \vee S$

| XOR A | XOR (HL) | XOR IXH** |
| :--- | :--- | :--- |
| XOR B | XOR (IX+d) | XOR IXL* |
| XOR C | XOR $(I Y+d)$ | XOR IYH* |
| XOR D |  | XOR IYL** |
| XOR E |  |  |
| XOR H |  |  |
| XOR L |  |  |
| XOR n |  |  |

Performs exclusive or between accumulator A and operand s or memory location addressed by s. Result is then stored back to A. Individual bits are XOR'ed like this:

| A | $\mathbf{s}$ | Result |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Effects

| Timing | Mc | Ts | 3.5 MHz | 7 MHz | 14 MHz | 28 MHz |
| :---: | :---: | :---: | ---: | :---: | :---: | :---: |
| r | 1 | 4 | $1,1 \mu \mathrm{~s}$ | $0,57 \mu \mathrm{~s}$ | $0,29 \mu \mathrm{~s}$ | $0,14 \mu \mathrm{~s}$ |
| n | 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| (HL) | 2 | 7 | $2,0 \mu \mathrm{~s}$ | $1,00 \mu \mathrm{~s}$ | $0,50 \mu \mathrm{~s}$ | $0,25 \mu \mathrm{~s}$ |
| (IX+d) | 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |
| (IY+d) | 5 | 19 | $5,4 \mu \mathrm{~s}$ | $2,71 \mu \mathrm{~s}$ | $1,36 \mu \mathrm{~s}$ | $0,68 \mu \mathrm{~s}$ |

This page intentionally left empty

## Appendix A

## Instructions Sorted by Mnemonic

Instructions marked with ${ }^{* *}$ are undocumented.
Instructions marked with ${ }^{\text {ZX }}$ are ZX Spectrum Next extended.

| ADC A, A | 8F | ADD DE, ${ }^{\text {ZX }}$ | ED32 | BIT 0,H | CB44 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC A, B | 88 | ADD DE, $\mathrm{nm}^{\mathrm{ZX}}$ | ED35 m n | BIT 0,L | CB45 |
| ADC A, C | 89 | ADD HL, ${ }^{\text {ZX }}$ | ED31 | BIT 0, (HL) | CB46 |
| ADC A, D | 8A | ADD HL, BC | 09 | BIT 0, (IX+d) | DDCB d 46 |
| ADC A, E | 8B | ADD HL, DE | 19 | BIT 0, (IX + d)** | DDCB d 40 |
| ADC A, H | 8C | ADD HL, HL | 29 | BIT 0, (IX + d) ${ }^{* *}$ | DDCB d 41 |
| ADC A,L | 8D | ADD HL, SP | 39 | BIT 0, (IX+d)** | DDCB d 42 |
| ADC A, n | CE n | ADD HL, $\mathrm{nm}^{\text {ZX }}$ | ED34 m n | BIT 0, (IX+d)** | DDCB d 43 |
| ADC A, (HL) | 8E | ADD IX, BC | DD09 | BIT 0, (IX+d)** | DDCB d 44 |
| ADC A, ( $\mathrm{IX}+\mathrm{d}$ ) | DD8E d | ADD IX, DE | DD19 | BIT 0, (IX+d)** | DDCB d 45 |
| ADC A, ( $\mathrm{IY}+\mathrm{d}$ ) | FD8E d | ADD IX, IX | DD29 | BIT 0, (IX+d)** | DDCB d 47 |
| ADC A, $\mathrm{IXH}^{* *}$ | DD8C | ADD IX,SP | DD39 | BIT 0, (IY+d) | FDCB d 46 |
| ADC A, IXL ${ }^{* *}$ | DD8D | ADD IY, BC | FD09 | BIT 0, (IY+d)** | FDCB d 40 |
| ADC A, $\mathrm{IYH}{ }^{* *}$ | FD8C | ADD IY,DE | FD19 | BIT 0, $(\mathrm{IY}+\mathrm{d})^{* *}$ | FDCB d 41 |
| ADC A, IYL ${ }^{* *}$ | FD8D | ADD IY,IY | FD29 | BIT 0, (IY+d)** | FDCB d 42 |
| ADC HL, BC | ED4A | ADD IY,SP | FD39 | BIT 0, (IY+d)** | FDCB d 43 |
| ADC HL, DE | ED5A | AND A | A7 | BIT 0, (IY+d)** | FDCB d 44 |
| ADC HL, HL | ED6A | AND B | A0 | BIT 0, (IY+d)** | FDCB d 45 |
| ADC HL, SP | ED7A | AND C | A1 | BIT 0, (IY+d)** | FDCB d 47 |
| ADD A, A | 87 | AND D | A2 | BIT 1, A | CB4F |
| ADD A, B | 80 | AND E | A3 | BIT 1, B | CB48 |
| ADD A, C | 81 | AND H | A4 | BIT 1, C | CB49 |
| ADD A, D | 82 | AND L | A5 | BIT 1,D | CB4A |
| ADD A, E | 83 | AND n | E6 n | BIT 1, E | CB4B |
| ADD A, H | 84 | AND (HL) | A6 | BIT 1, H | CB4C |
| ADD A, L | 85 | AND ( $\mathrm{IX}+\mathrm{d}$ ) | DDA6 d | BIT 1, L | CB4D |
| ADD A, n | C6 n | AND (IY+d) | FDA6 d | BIT 1, (HL) | CB4E |
| ADD A, (HL) | 86 | AND IXH** | DDA4 | BIT 1, (IX+d) | DDCB d 4E |
| ADD A, (IX+d) | DD86 d | AND IXL** | DDA5 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 48 |
| ADD A, (IY+d) | FD86 d | AND IYH** | FDA4 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 49 |
| ADD A, $\mathrm{IXH}^{* *}$ | DD84 | AND IYL** | FDA5 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 4A |
| ADD A, IXL ${ }^{* *}$ | DD85 | BIT 0,A | CB47 CB40 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 4B |
| ADD A, $\mathrm{IYH}^{* *}$ | FD84 | BIT 0, B BIT 0,C | CB40 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 4C |
|  | FD85 | BIT 0,C BIT 0,D | CB41 | BIT 1, (IX+d)** | DDCB d 4D |
| ADD BC, ${ }^{Z X}$ ADD CC, $\mathrm{nm}^{\mathrm{ZX}}$ | ED33 ED36 m | BIT 0,D BIT 0,E | CB42 CB43 | BIT 1, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 4F |


| BIT 1, (IY+d) | FDCB d 4E |
| :---: | :---: |
| BIT 1, (IY+d)** | FDCB d 48 |
| BIT 1, $(1 Y+d){ }^{* *}$ | FDCB d 49 |
| BIT 1, $(\mathrm{IY}+\mathrm{d})^{* *}$ | FDCB d 4A |
| BIT 1, $(\mathrm{IY}+\mathrm{d})^{* *}$ | FDCB d 4B |
| BIT 1, $(\mathrm{IY}+\mathrm{d})^{* *}$ | FDCB d 4C |
| BIT 1, $(1 Y+d) *$ | FDCB d 4D |
| BIT 1, $(1 Y+d) *$ | FDCB d 4F |
| BIT 2,A | CB57 |
| BIT 2,B | CB50 |
| BIT 2,C | CB51 |
| BIT 2,D | CB52 |
| BIT 2,E | CB53 |
| BIT 2, H | CB54 |
| BIT 2,L | CB55 |
| BIT 2, (HL) | CB56 |
| BIT 2, (IX+d) | DDCB d 56 |
| BIT 2, (IX+d)** | DDCB d 50 |
| BIT 2, (IX + d) ${ }^{* *}$ | DDCB d 51 |
| BIT 2, (IX+d)** | DDCB d 52 |
| BIT 2, (IX + d) ${ }^{* *}$ | DDCB d 53 |
| BIT 2, (IX + d) ${ }^{* *}$ | DDCB d 54 |
| BIT 2, (IX + d) ${ }^{* *}$ | DDCB d 55 |
| BIT 2, (IX+d)** | DDCB d 57 |
| BIT 2, (IY+d) | FDCB d 56 |
| BIT 2, (IY+d)** | FDCB d 50 |
| BIT 2, (IY+d)** | FDCB d 51 |
| BIT 2, (IY+d)** | FDCB d 52 |
| BIT 2, (IY+d)** | FDCB d 53 |
| BIT 2, (IY+d)** | FDCB d 54 |
| BIT 2, (IY+d)** | FDCB d 55 |
| BIT 2, (IY+d)** | FDCB d 57 |
| BIT 3,A | CB5F |
| BIT 3,B | CB58 |
| BIT 3,C | CB59 |
| BIT 3,D | CB5A |
| BIT 3,E | CB5B |
| BIT 3, H | CB5C |
| BIT 3,L | CB5D |
| BIT 3, (HL) | CB5E |
| BIT 3, (IX+d) | DDCB d 5E |
| BIT 3, (IX + d) ${ }^{* *}$ | DDCB d 58 |
| BIT 3, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 59 |
| BIT 3, (IX + d) ${ }^{* *}$ | DDCB d 5A |
| BIT 3, (IX+d)** | DDCB d 5B |
| BIT 3, (IX+d)** | DDCB d 5C |
| BIT 3, $(1 X+d) *$ | DDCB d 5D |
| BIT 3, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 5F |
| BIT 3, (IY+d) | FDCB d 5E |
| BIT 3, $(1 Y+d) * *$ | FDCB d 58 |
| BIT 3, (IY+d)** | FDCB d 59 |
| BIT 3, $(1 Y+d){ }^{* *}$ | FDCB d 5A |
| BIT 3, $(1 Y+d) *$ | FDCB d 5B |
| BIT 3, (IY+d)** | FDCB d 5C |
| BIT 3, $(1 Y+d) *$ | FDCB d 5D |


| BIT 3, $(\mathrm{IY}+\mathrm{d})^{* *}$ | FDCB d 5F | BIT 6, (HL) | CB76 |
| :---: | :---: | :---: | :---: |
| BIT 4,A | CB67 | BIT 6, (IX+d) | DDCB d 76 |
| BIT 4,B | CB60 | BIT 6, (IX + d) ${ }^{* *}$ | DDCB d 70 |
| BIT 4,C | CB61 | BIT 6, (IX + d) ${ }^{* *}$ | DDCB d 71 |
| BIT 4,D | CB62 | BIT 6, (IX + d)** | DDCB d 72 |
| BIT 4,E | CB63 | BIT 6, (IX +d$)^{* *}$ | DDCB d 73 |
| BIT 4, H | CB64 | BIT 6, (IX +d$)^{* *}$ | DDCB d 74 |
| BIT 4,L | CB65 | BIT 6, (IX +d$)^{* *}$ | DDCB d 75 |
| BIT 4, (HL) | CB66 | BIT 6, (IX + d)** | DDCB d 77 |
| BIT 4, (IX+d) | DDCB d 66 | BIT 6, (IY+d) | FDCB d 76 |
| BIT 4, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 60 | BIT 6, (IY+d)** | FDCB d 70 |
| BIT 4, (IX+d) ${ }^{* *}$ | DDCB d 61 | BIT 6, (IY+d)** | FDCB d 71 |
| BIT 4, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 62 | BIT 6, (IY+d)** | FDCB d 72 |
| BIT 4, (IX+d) ${ }^{* *}$ | DDCB d 63 | BIT 6, (IY+d)** | FDCB d 73 |
| BIT 4, (IX+d) ${ }^{* *}$ | DDCB d 64 | BIT 6, (IY+d)** | FDCB d 74 |
| BIT 4, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 65 | BIT 6, (IY+d)** | FDCB d 75 |
| BIT 4, (IX+d)** | DDCB d 67 | BIT 6, (IY+d)** | FDCB d 77 |
| BIT 4, (IY+d) | FDCB d 66 | BIT 7,A | CB7F |
| BIT 4, (IY+d) ${ }^{* *}$ | FDCB d 60 | BIT 7, B | CB78 |
| BIT 4, (IY+d)** | FDCB d 61 | BIT 7, C | CB79 |
| BIT 4, (IY+d)** | FDCB d 62 | BIT 7, D | CB7A |
| BIT 4, (IY+d)** | FDCB d 63 | BIT 7,E | CB7B |
| BIT 4, (IY+d)** | FDCB d 64 | BIT 7, H | CB7C |
| BIT 4, (IY+d)** | FDCB d 65 | BIT 7, L | CB7D |
| BIT 4, (IY+d)** | FDCB d 67 | BIT 7, (HL) | CB7E |
| BIT 5,A | CB6F | BIT 7, (IX+d) | DDCB d 7E |
| BIT 5,B | CB68 | BIT 7, (IX+d)** | DDCB d 78 |
| BIT 5, C | CB69 | BIT 7, (IX+d)** | DDCB d 79 |
| BIT 5,D | CB6A | BIT 7, (IX + d) ${ }^{* *}$ | DDCB d 7A |
| BIT 5,E | CB6B | BIT 7, (IX +d$)^{* *}$ | DDCB d 7B |
| BIT 5, H | CB6C | BIT 7, (IX + d)** | DDCB d 7C |
| BIT 5,L | CB6D | BIT 7, (IX + d)** | DDCB d 7D |
| BIT 5, (HL) | CB6E | BIT 7, (IX + d)** | DDCB d 7F |
| BIT 5, (IX+d) | DDCB d 6E | BIT 7, (IY+d) | FDCB d 7E |
| BIT 5, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 68 | BIT 7, (IY+d)** | FDCB d 78 |
| BIT 5, (IX +d$)^{* *}$ | DDCB d 69 | BIT 7, (IY+d)** | FDCB d 79 |
| BIT 5, (IX+d) ${ }^{* *}$ | DDCB d 6A | BIT 7, (IY+d)** | FDCB d 7A |
| BIT 5, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 6B | BIT 7, (IY+d)** | FDCB d 7B |
| BIT 5, $(\mathrm{IX}+\mathrm{d})^{* *}$ | DDCB d 6C | BIT 7, (IY+d)** | FDCB d 7C |
| BIT 5, (IX+d)** | DDCB d 6D | BIT 7, (IY+d)** | FDCB d 7D |
| BIT 5, (IX+d)** | DDCB d 6F | BIT 7, (IY+d)** | FDCB d 7F |
| BIT 5, (IY+d) | FDCB d 6E | BRLC DE, ${ }^{\text {ZX }}$ | ED2C |
| BIT 5, (IY+d)** | FDCB d 68 | BSLA DE, ${ }^{\text {ZX }}$ | ED28 |
| BIT 5, (IY+d) ${ }^{* *}$ | FDCB d 69 | BSRA DE, ${ }^{\text {ZX }}$ | ED29 |
| BIT 5, (IY+d)** | FDCB d 6A | BSRF DE, ${ }^{\text {ZX }}$ | ED2B |
| BIT 5, (IY+d)** | FDCB d 6B | BSRL DE, ${ }^{\text {ZX }}$ | ED2A |
| BIT 5, (IY+d)** | FDCB d 6C | CALL nm | CD m n |
| BIT 5, (IY+d)** | FDCB d 6D | CALL C,nm | DC m n |
| BIT 5, (IY+d)** | FDCB d 6F | CALL M, nm | FC m n |
| BIT 6,A | CB77 | CALL NC, nm | D4 m n |
| BIT 6,B | CB70 | CALL NZ, nm | C 4 mm |
| BIT 6, C | CB71 | CALL P, nm | F4 m n |
| BIT 6,D | CB72 | CALL PE,nm | EC m n |
| BIT 6,E | CB73 | CALL PO,nm | E 4 m n |
| BIT 6, H | CB74 | CALL Z,nm | CC m n |
| BIT 6,L | CB75 | CCF | 3F |


| CP A | BF | IM 1 | ED56 | LD (HL), A | 77 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CP B | B8 | IM $2^{* *}$ | ED7E | LD (HL) , B | 70 |
| CP C | B9 | IM 2 | ED5E | LD (HL), C | 71 |
|  | BA | IN $\mathrm{A},(\mathrm{C})$ | ED78 | LD (HL), D | 72 |
| CP E | BB | IN $\mathrm{A}, \mathrm{(n)}$ | DB n | LD (HL), E | 73 |
| CP H | BC | IN B, (C) | ED40 | LD (HL), H | 74 |
| CP L | BD | IN C, (C) | ED48 | LD (HL), L | 75 |
| CP n | FEn | IN D, (C) | ED50 | LD (HL), n | 36 n |
| CP (HL) | BE | IN E, (C) | ED58 | LD ( IX +d ), A | DD77 d |
| CP ( $\mathrm{IX}+\mathrm{d}$ ) | DDBE d | IN $\mathrm{F}, \mathrm{(C)}$ ** | ED70 | LD ( IX + d), B | DD70 d |
| CP ( $\mathrm{I}+\mathrm{d}$ ) | FDBE d | IN H, (C) | ED60 | LD ( $\mathrm{IX}+\mathrm{d}$ ), C | DD71 d |
| CP IXH** | DDBC | IN L, (C) | ED68 | LD ( $\mathrm{IX}+\mathrm{d}$ ), D | DD72 d |
| CP IXL** | DDBD | IN (C)** | ED70 | LD ( IX + d), E | DD73 d |
| CP IYH** | FDBC | INC ( HL ) | 34 | LD ( $\mathrm{IX}+\mathrm{d}$ ), H | DD74 d |
| CP IYL** | FDBD | INC ( $\mathrm{IX}+\mathrm{d}$ ) | DD34 d | LD ( $\mathrm{IX}+\mathrm{d}$ ), L | DD75 d |
| CPDR | EDB9 | INC ( $\mathrm{IY}+\mathrm{d}$ ) | FD34 d | LD ( $\mathrm{IX}+\mathrm{d}$ ), n | DD36 d n |
| CPD | EDA9 | INC A | 3C | LD ( $\mathrm{I} Y+\mathrm{d}$ ), A | FD77 d |
| CPIR | EDB1 | INC B | 04 | LD ( $1 Y+d), \mathrm{B}$ | FD70 d |
| CPI | EDA1 | INC C | OC | LD ( $1 Y+d), \mathrm{C}$ | FD71 d |
| CPL | 2 F | INC D | 14 | LD ( $\mathrm{I}+\mathrm{+}$ ), D | FD72 d |
| DAA | 27 | INC E | 1 C | LD ( $\mathrm{I}+\mathrm{+}$ ), E | FD73 d |
| DEC (HL) | 35 | INC H | 24 | LD ( $\mathrm{I} Y+\mathrm{d}$ ), H | FD74 d |
| DEC ( $\mathrm{IX}+\mathrm{d}$ ) | DD35 d | INC L | 2C | LD ( $\mathrm{I} Y+\mathrm{d}$ ), L | FD75 d |
| DEC ( $\mathrm{IY}+\mathrm{d}$ ) | FD35 d | INC BC | 03 | LD ( $\mathrm{I} Y+\mathrm{d}$ ), n | FD36 d n |
| DEC A | 3D | INC DE | 13 | LD (nm), A | 32 m n |
| DEC B | 05 | INC HL | 23 | LD (nm), BC | ED43 m n |
| DEC C | OD | INC IX | DD23 | LD (nm), DE | ED53 m n |
| DEC D | 15 | INC $\mathrm{IXH}^{* *}$ | DD24 | LD (nm), HL | 22 m n |
| DEC E | 1D | INC IXL ${ }^{* *}$ | DD2C | LD (nm), HL | ED63 m n |
| DEC H | 25 | INC IY | FD23 | LD (nm), IX | DD22 m n |
| DEC L | 2D | INC IYH** | FD24 | LD (nm), IY | FD22 m n |
| DEC BC | OB | INC IYL** | FD2C | LD (nm), SP | ED73 m n |
| DEC DE | 1B | INC SP | 33 | LD A,A | 7F |
| DEC HL | 2B | INDR | EDBA | LD A,B | 78 |
| DEC IX | DD2B | IND | EDAA | LD A, C | 79 |
| DEC IXH** | DD25 | INIR | EDB2 | LD A, D | 7A |
| DEC IXL** | DD2D | INI | EDA2 | LD A,E | 7B |
| DEC IY | FD2B | JP (C) ${ }^{\mathrm{ZX}}$ | ED98 | LD A, H | 7 C |
| DEC IYH** | FD25 | JP (HL) | E9 | LD A, I | ED57 |
| DEC IYL** | FD2D | JP (IX) | DDE9 | LD A, L | 7D |
| DEC SP | 3B | JP (IY) | FDE9 | LD A,R | ED5F |
| DI | F3 | JP nm | C3 m n | LD A, n | 3E n |
| DJNZ (PC+e) | 10 e | JP C, nm | DA m n | LD A, (BC) | OA |
| EI | FB | JP M, nm | FA m $n$ | LD A, (DE) | 1A |
| EX (SP), HL | E3 | JP NC, nm | D2 m n | LD A, (HL) | 7 E |
| EX (SP), IX | DDE3 | JP NZ, nm | C 2 mm | LD A, (IX+d) | DD7E d |
| EX (SP), IY | FDE3 | JP P, nm | F2 m n | LD A, (IY+d) | FD7E d |
| EX AF, AF, | 08 | JP PE, nm | EA m $n$ | LD A, (nm) | 3A m n |
| EX DE, HL | EB | JP PO, nm | E2 m n | LD A, $\mathrm{IXH}^{* *}$ | DD7C |
| EXX | D9 | JP Z, nm | CAmm | LD A, IXL ${ }^{* *}$ | DD7D |
| HALT | 76 | JR e | 18 e | LD A, $\mathrm{IYH}^{* *}$ | FD7C |
| IM $0^{* *}$ | ED4E | JR C,e | 38 e | LD A, IYL** | FD7D |
| IM $0^{* *}$ | ED66 | JR NC, e | 30 e | LD B,A | 47 |
| IM $0^{* *}$ | ED6E | JR NZ, e | 20 e | LD B,B | 40 |
| IM 0 | ED46 | JR Z, e | 28 e | LD B,C | 41 |
| IM $1^{* *}$ | ED76 | LD (BC) , A | 02 | LD B,D | 42 |
|  |  | LD (DE), A | 12 | LD B,E | 43 |


| LD B,H | 44 | LD E, IXL** | DD5D | LD L,D | 6A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD B,L | 45 | LD E, IYH** | FD5C | LD L, E | 6B |
| LD B,n | 06 n | LD E, IYL** | FD5D | LD L, H | 6C |
| LD B, (HL) | 46 | LD H,A | 67 | LD L, L | 6 D |
| LD B, (IX+d) | DD46 d | LD H, B | 60 | LD L, n | 2En |
| LD B, (IY+d) | FD46 d | LD H, C | 61 | LD IYL, $\mathrm{n}^{* *}$ | FD2E n |
| LD B, $\mathrm{IXH}^{* *}$ | DD44 | LD H,D | 62 | LD L, (HL) | 6 E |
| LD B,IXL** | DD45 | LD H, E | 63 | LD L, (IX+d) | DD6E d |
| LD B, $\mathrm{IYH}^{* *}$ | FD44 | LD H, H | 64 | LD L, (IY+d) | FD6E d |
| LD B,IYL ${ }^{* *}$ | FD45 | LD H,L | 65 | LD R, A | ED4F |
| LD BC, (nm) | ED4B m n | LD H, n | 26 n | LD SP, (nm) | ED7B m n |
| LD BC,nm | 01 mm | LD H, (HL) | 66 | LD SP, HL | F9 |
| LD C,A | 4 F | LD H, (IX+d) | DD66 d | LD SP,IX | DDF9 |
| LD C, B | 48 | LD H, (IY+d) | FD66 d | LD SP, IY | FDF9 |
| LD C, C | 49 | LD HL, (nm) | 2 Amm | LD SP, nm | 31 mm |
| LD C, D | 4A | LD HL, (nm) | ED6B m n | LDD | EDA8 |
| LD C, E | 4B | LD HL, nm | 21 mm | LDDR | EDB8 |
| LD C, H | 4C | LD I,A | ED47 | LDDX ${ }^{\text {ZX }}$ | EDAC |
| LD C, L | 4D | LD IX, (nm) | DD2A m n | LDDRX ${ }^{\text {ZX }}$ | EDBC |
| LD C, n | OE n | LD IX, nm | DD21 m n | LDI | EDAO |
| LD C, (HL) | 4 E | LD IXH, ${ }^{* *}$ | DD67 | LDIR | EDB0 |
| LD C, (IX+d) | DD4E d | LD IXH, ${ }^{* *}$ | DD60 | LDIX ${ }^{\text {ZX }}$ | EDA4 |
| LD C, (IY+d) | FD4E d | LD IXH, $\mathrm{C}^{* *}$ | DD61 | LDIRX ${ }^{\text {ZX }}$ | EDB4 |
| LD C, $\mathrm{IXH}^{* *}$ | DD4C | LD IXH, ${ }^{* *}$ | DD62 | LDPIRX ${ }^{\text {ZX }}$ | EDB7 |
| LD C, IXL** | DD4D | LD IXH, E** | DD63 | LDWS ${ }^{\text {ZX }}$ | EDA5 |
| LD C, $\mathrm{IYH}^{* *}$ | FD4C | LD IXH, $\mathrm{IXH}^{* *}$ | DD64 | MIRROR A ${ }^{\text {ZX }}$ | ED24 |
| LD C, IYL ${ }^{* *}$ | FD4D | LD IXH, IXL** | DD65 | MUL D, $\mathrm{E}^{\text {ZX }}$ | ED30 |
| LD D, A | 57 | LD IXH, $\mathrm{n}^{* *}$ | DD26 n | NEG** | ED4C |
| LD D, B | 50 | LD IXL, $\mathrm{A}^{* *}$ | DD6F | NEG ${ }^{* *}$ | ED54 |
| LD D, C | 51 | LD IXL, ${ }^{* *}$ | DD68 | NEG ${ }^{* *}$ | ED5C |
| LD D, D | 52 | LD IXL, $\mathrm{C}^{* *}$ | DD69 | NEG** | ED64 |
| LD D, E | 53 | LD IXL, ${ }^{* *}$ | DD6A | NEG** | ED6C |
| LD D, H | 54 | LD IXL, $\mathrm{E}^{* *}$ | DD6B | NEG ${ }^{* *}$ | ED74 |
| LD D, L | 55 | LD IXL, $\mathrm{IXH}^{* *}$ | DD6C | NEG** | ED7C |
| LD D, n | 16 n | LD IXL, IXL** | DD6D | NEG | ED44 |
| LD D, (HL) | 56 | LD IXL, ${ }^{* *}$ | DD2E n | NEXTREG $\mathrm{r}, \mathrm{n}^{\mathrm{ZX}}$ | ED91 r n |
| LD D, (IX+d) | DD56 d | LD IY, (nm) | FD2A m n | NEXTREG $\mathrm{r}, \mathrm{A}^{\text {ZX }}$ | ED92 r |
| LD D, (IY+d) | FD56 d | LD IY, nm | FD21 m n | NOP | 00 |
| LD D, $\mathrm{IXH}^{* *}$ | DD54 | LD IYH, ${ }^{* *}$ | FD67 | OR A | B7 |
| LD D, IXL ${ }^{* *}$ | DD55 | LD IYH, ${ }^{* *}$ | FD60 | OR B | B0 |
| LD D, $\mathrm{IYH}^{* *}$ | FD54 | LD IYH, $\mathrm{C}^{* *}$ | FD61 | OR C | B1 |
| LD D, IYL** | FD55 | LD IYH, ${ }^{* *}$ | FD62 | OR D | B2 |
| LD DE, (nm) | ED5B m n | LD IYH, $\mathrm{E}^{* *}$ | FD63 | OR E | B3 |
| LD DE, nm | 11 mm | LD IYH, IYH** | FD64 | OR H | B4 |
| LD E, A | 5 F | LD IYH, IYL** | FD65 | OR L | B5 |
| LD E, B | 58 | LD IYH, $\mathrm{n}^{* *}$ | FD26 n | OR n | F6 n |
| LD E, C | 59 |  | FD6F | OR (HL) | B6 |
| LD E, D | 5A | LD IYL,A |  | OR ( $\mathrm{IX}+\mathrm{d}$ ) | DDB6 d |
| LD E, E | 5B | LD IYL, ${ }^{*}$ | FD68 | OR ( $\mathrm{IY}+\mathrm{d}$ ) | FDB6 d |
| LD E, H | 5 C | LD IYL, ${ }^{* *}$ | FD69 | OR IXH** | DDB4 |
| LD E, L | 5D | LD IYL, ${ }^{* *}$ | FD6A | OR IXL*** | DDB5 |
| LD E, n | 1 En | LD IYL, E** | FD6B | OR IYH** | FDB4 |
| LD E, (HL) | 5E | LD IYL, $\mathrm{IYH}^{* *}$ | FD6C | OR IYL** | FDB5 |
| LD E, (IX+d) | DD5E d | LD IYL, IYL** | FD6D | OTDR | EDBB |
| LD E, (IY+d) | FD5E d | LD L, A | 6 F | OTIR | EDB3 |
| LD E, IXH** | DD5C | LD L, B | 68 | OUT (C) , $0^{* *}$ | ED71 |
|  |  | LD L, C | 69 |  |  |


| OUT (C), A | ED79 |
| :---: | :---: |
| OUT (C) , B | ED41 |
| OUT (C), C | ED49 |
| OUT (C), D | ED51 |
| OUT (C) , E | ED59 |
| OUT (C) , H | ED61 |
| OUT (C), L | ED69 |
| OUT ( n ), A | D3 n |
| OUTD | EDAB |
| OUTI | EDA3 |
| OUTINB ${ }^{\text {ZX }}$ | ED90 |
| PIXELAD ${ }^{\text {ZX }}$ | ED94 |
| PIXELDN ${ }^{\text {ZX }}$ | ED93 |
| POP AF | F1 |
| POP BC | C1 |
| POP DE | D1 |
| POP HL | E1 |
| POP IX | DDE1 |
| POP IY | FDE1 |
| PUSH AF | F5 |
| PUSH BC | C5 |
| PUSH DE | D5 |
| PUSH HL | E5 |
| PUSH IX | DDE5 |
| PUSH IY | FDE5 |
| PUSH $\mathrm{nm}^{\text {ZX }}$ | ED8A n m |
| RES 0,A | CB87 |
| RES 0,B | CB80 |
| RES 0,C | CB81 |
| RES 0,D | CB82 |
| RES 0,E | CB83 |
| RES 0,H | CB84 |
| RES 0, L | CB85 |
| RES 0, (HL) | CB86 |
| RES 0, (IX+d) | DDCB d 86 |
| RES 0, (IX + d), $\mathrm{A}^{* *}$ | DDCB d 87 |
| RES 0, (IX+d), $\mathrm{B}^{* *}$ | DDCB d 80 |
| RES 0, (IX+d), C** | DDCB d 81 |
| RES 0, (IX+d), ${ }^{* *}$ | DDCB d 82 |
| RES $0,(I X+d), E^{* *}$ | DDCB d 83 |
| RES 0, (IX + d), $\mathrm{H}^{* *}$ | DDCB d 84 |
| RES 0, (IX + d), $\mathrm{L}^{* *}$ | DDCB d 85 |
| RES 0, (IY+d) | FDCB d 86 |
| RES 0, (IY+d), ${ }^{* *}$ | FDCB d 87 |
| RES 0, (IY+d), $\mathrm{B}^{* *}$ | FDCB d 80 |
| RES 0, (IY+d), C** | FDCB d 81 |
| RES 0, (IY+d), ${ }^{* *}$ | FDCB d 82 |
| RES 0, (IY+d), $\mathrm{E}^{* *}$ | FDCB d 83 |
| RES $0,(\mathrm{IY}+\mathrm{d}), \mathrm{H}^{* *}$ | FDCB d 84 |
| RES 0, (IY+d), $\mathrm{L}^{* *}$ | FDCB d 85 |
| RES 1,A | CB8F |
| RES 1, B | CB88 |
| RES 1, C | CB89 |
| RES 1,D | CB8A |
| RES 1, E | CB8B |
| RES 1,H | CB8C |

RES 3, (IX+d), $\mathrm{H}^{* *}$ DDCB d 9C RES 3, (IX+d), $\mathrm{L}^{* *}$ DDCB d 9D RES 3, (IY+d)
RES 3, (IY+d), A* FDCB d 9F RES 3, (IY+d), $\mathrm{B}^{* *}$ FDCB d 98 RES 3, (IY+d), C ${ }^{* *}$ FDCB d 99 RES 3, (IY+d), $\mathrm{D}^{* *}$ FDCB d 9A RES 3, (IY+d), $E^{* *}$ FDCB d 9B
RES 3, (IY+d), $\mathrm{H}^{* *}$ FDCB d 9C RES 3, (IY+d), L* FDCB d 9D RES 4,A CBA7 RES 4,B CBAO
RES 4,C CBA1
RES 4,D CBA2
RES 4, E CBA3
RES 4, H CBA4
RES 4,L CBA5
RES 4, (HL) CBA6
RES 4, (IX+d) DDCB d A6
RES 4, (IX+d), A** DDCB d A7
RES 4, (IX+d), $\mathrm{B}^{* *}$ DDCB d AO
RES 4, (IX+d), $\mathrm{C}^{* *}$ DDCB d A1
RES 4, (IX+d), ${ }^{* *}$ DDCB d A2
RES 4, (IX+d), $E^{* *}$ DDCB d A3
RES 4, (IX+d), $\mathrm{H}^{* *}$ DDCB d A4
RES 4, (IX+d), $\mathrm{L}^{* *}$ DDCB d A5
RES 4, (IY+d) FDCB d A6
RES 4, (IY+d), $A^{* *}$ FDCB d A7
RES 4, (IY+d), $\mathrm{B}^{* *}$ FDCB d A0
RES 4, (IY+d), $\mathrm{C}^{* *}$ FDCB d A1
RES 4, (IY+d), $\mathrm{D}^{* *}$ FDCB d A2
RES 4, (IY+d), $E^{* *}$ FDCB d A3
RES 4, (IY+d), $\mathrm{H}^{* *}$ FDCB d A4
RES 4, (IY+d), $\mathrm{L}^{* *}$ FDCB d A5
RES 5,A CBAF
RES 5,B CBA8
RES 5,C CBA9
RES 5,D CBAA
RES 5,E CBAB
RES 5,H CBAC
RES 5,L CBAD
RES 5, (HL) CBAE
RES 5, (IX+d) DDCB d AE
RES 5, (IX+d), A* DDCB d AF
RES 5, (IX+d), $\mathrm{B}^{* *}$ DDCB d A8
RES 5, (IX+d), C ${ }^{* *}$ DDCB d A9
RES 5, (IX+d), D** DDCB d AA
RES 5, (IX+d), $E^{* *}$ DDCB d AB
RES 5, (IX+d), $\mathrm{H}^{* *}$ DDCB d AC
RES 5, (IX+d), $\mathrm{L}^{* *}$ DDCB d AD
RES 5, (IY+d) FDCB d AE
RES 5, (IY+d), $A^{* *}$ FDCB d AF
RES 5 , (IY+d), $\mathrm{B}^{* *}$ FDCB d A8
RES 5, (IY+d), C ${ }^{* *}$ FDCB d A9
RES 5, (IY+d), $D^{* *}$ FDCB d AA
RES 5, (IY+d), $E^{* *}$ FDCB d AB

| RES | 5, (IY+d) , $\mathrm{H}^{* *}$ | FDCB d AC |
| :---: | :---: | :---: |
| RES | $5,(I Y+d), L^{* *}$ | FDCB d AD |
| RES | 6, A | CBB7 |
| RES | 6, B | CBB0 |
| RES | 6, C | CBB1 |
| RES | 6,D | CBB2 |
| RES | 6, E | CBB3 |
| RES | 6, H | CBB4 |
| RES | 6, L | CBB5 |
| RES | 6, (HL) | CBB6 |
| RES | 6, (IX+d) | DDCB d B6 |
| RES | $6,(I X+d), A^{* *}$ | DDCB d B7 |
| RES | $6,(I X+d), B^{* *}$ | DDCB d B0 |
| RES | $6,(I X+d), C^{* *}$ | DDCB d B1 |
| RES | 6, (IX+d), $\mathrm{D}^{* *}$ | DDCB d B2 |
| RES | $6,(I X+d), E^{* *}$ | DDCB d B3 |
| RES | $6,(\mathrm{IX}+\mathrm{d}), \mathrm{H}^{* *}$ | DDCB d B4 |
| RES | $6,(\mathrm{IX}+\mathrm{d}), \mathrm{L}^{* *}$ | DDCB d B5 |
| RES | 6, (IY+d) | FDCB d B6 |
| RES | $6,(I Y+d), A^{* *}$ | FDCB d B7 |
| RES | $6,(I Y+d), B^{* *}$ | FDCB d B0 |
| RES | $6,(I Y+d), C^{* *}$ | FDCB d B1 |
| RES | $6,(I Y+d), D^{* *}$ | FDCB d B2 |
| RES | $6,(I Y+d), E^{* *}$ | FDCB d B3 |
| RES | $6,(I Y+d), H^{* *}$ | FDCB d B4 |
| RES | $6,(I Y+d), L^{* *}$ | FDCB d B5 |
| RES | 7,A | CBBF |
| RES | 7,B | CBB8 |
| RES | 7, C | CBB9 |
| RES | 7,D | CBBA |
| RES | 7,E | CBBB |
| RES | 7, H | CBBC |
| RES | 7, L | CBBD |
| RES | 7, (HL) | CBBE |
| RES | 7, (IX+d) | DDCB d BE |
| RES | $7,(I X+d), A^{* *}$ | DDCB d BF |
| RES | $7,(I X+d), B^{* *}$ | DDCB d B8 |
| RES | 7, (IX+d), C** | DDCB d B9 |
| RES | 7, (IX+d) , $\mathrm{D}^{* *}$ | DDCB d BA |
| RES | $7,(I X+d), E^{* *}$ | DDCB d BB |
| RES | $7,(\mathrm{IX}+\mathrm{d}), \mathrm{H}^{* *}$ | DDCB d BC |
| RES | 7, (IX+d) , $\mathrm{L}^{* *}$ | DDCB d BD |
| RES | 7, (IY+d) | FDCB d BE |
| RES | 7, (IY+d) , $A^{* *}$ | FDCB d BF |
| RES | 7, (IY+d), $\mathrm{B}^{* *}$ | FDCB d B8 |
| RES | 7, (IY+d), $\mathrm{C}^{* *}$ | FDCB d B9 |
| RES | 7, (IY+d), $\mathrm{D}^{* *}$ | FDCB d BA |
| RES | 7, (IY+d), $\mathrm{E}^{* *}$ | FDCB d BB |
| RES | 7, (IY+d), $\mathrm{H}^{* *}$ | FDCB d BC |
| RES | 7, (IY+d), $\mathrm{L}^{* *}$ | FDCB d BD |
| RET | C | D8 |
| RET | M | F8 |
| RET | NC | D0 |
| RET | NZ | C0 |
| RET | PE | E8 |
|  | PO | E0 |


| RET P | F0 |
| :---: | :---: |
| RET Z | C8 |
| RETI | ED4D |
| RETN** | ED55 |
| RETN** | ED5D |
| RETN** | ED65 |
| RETN** | ED6D |
| RETN** | ED75 |
| RETN** | ED7D |
| RETN | ED45 |
| RET | C9 |
| RL A | CB17 |
| RL B | CB10 |
| RL C | CB11 |
| RL D | CB12 |
| RL E | CB13 |
| RL H | CB14 |
| RL L | CB15 |
| RL (HL) | CB16 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) | DDCB d 16 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{A}^{* *}$ | DDCB d 17 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ | DDCB d 10 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) , C** | DDCB d 11 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | DDCB d 12 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ | DDCB d 13 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | DDCB d 14 |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | DDCB d 15 |
| RL ( $I Y+d$ ) | FDCB d 16 |
| RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ | FDCB d 17 |
| RL ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ | FDCB d 10 |
| RL ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | FDCB d 11 |
| RL ( $\mathrm{I}+\mathrm{d}$ ) , D** | FDCB d 12 |
| RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ | FDCB d 13 |
| RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | FDCB d 14 |
| RL ( $\mathrm{IY}+\mathrm{d}$ ) , L** | FDCB d 15 |
| RLA | 17 |
| RLC A | CB07 |
| RLC B | CB00 |
| RLC C | CB01 |
| RLC D | CB02 |
| RLC E | CB03 |
| RLC H | CB04 |
| RLC L | CB05 |
| RLC (HL) | CB06 |
| RLC ( $1 \mathrm{X}+\mathrm{d}$ ) | DDCB d 06 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ | DDCB d 07 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{B}^{* *}$ | DDCB d 00 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | DDCB d 01 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | DDCB d 02 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{E}^{* *}$ | DDCB d 03 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | DDCB d 04 |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ | DDCB d 05 |
| RLC ( $1 Y+d$ ) | FDCB d 06 |
| RLC ( $I Y+d$ ), $A^{* *}$ | FDCB d 07 |
| RLC ( $I Y+d$ ), ${ }^{* *}$ | FDCB d 00 |
| C ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | FDCB d 01 |


| RLC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | FDCB d 02 |
| :---: | :---: |
| RLC ( $I Y+d$ ), $\mathrm{E}^{* *}$ | FDCB d 03 |
| RLC ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | FDCB d 04 |
| RLC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ | FDCB d 05 |
| RLCA | 07 |
| RLD | ED6F |
| RR A | CB1F |
| RR B | CB18 |
| RR C | CB19 |
| RR D | CB1A |
| RR E | CB1B |
| RR H | CB1C |
| RR L | CB1D |
| RR (HL) | CB1E |
| RR ( $\mathrm{IX}+\mathrm{d}$ ) | DDCB d |
| $\mathrm{RR}(\mathrm{IX}+\mathrm{d}), \mathrm{A}^{* *}$ | DDCB d |
| RR ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{B}^{* *}$ | DDCB d |
| $\mathrm{RR}(\mathrm{IX}+\mathrm{d}), \mathrm{C}^{* *}$ | DDCB d 19 |
| RR ( $\mathrm{IX}+\mathrm{d}$ ) , ${ }^{* *}$ | DDCB d |
| $\mathrm{RR}(\mathrm{IX}+\mathrm{d}), \mathrm{E}^{* *}$ | DDCB d |
| $\mathrm{RR}(\mathrm{IX}+\mathrm{d}), \mathrm{H}^{* *}$ | DDCB d |
| RR ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ | DDCB d |
| RR (IY+d) | FDCB d |
| RR ( $I Y+d$ ) , ${ }^{* *}$ | FDCB d |
| RR ( $I Y+d$ ), ${ }^{* *}$ | FDCB d |
| $\mathrm{RR}(\mathrm{I}+\mathrm{d}), \mathrm{C}^{* *}$ | FDCB d |
| RR ( $I Y+d$ ), ${ }^{* *}$ | FDCB d |
| RR ( $I Y+d$ ) , $\mathrm{E}^{* *}$ | FDCB d |
| RR ( $I Y+d$ ) , $\mathrm{H}^{* *}$ | FDCB d |
| RR ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | FDCB d |
| RRA | 1F |
| RRC A | CB0F |
| RRC B | CB08 |
| RRC C | CB09 |
| RRC D | CBOA |
| RRC E | CBOB |
| RRC H | CBOC |
| RRC L | CBOD |
| RRC (HL) | CBOE |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{B}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{E}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | DDCB d |
| RRC ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ | DDCB d |
| RRC ( $I Y+d$ ) | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{B}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{C}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{E}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | FDCB d |
| RRC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{L}^{* *}$ | FDCB d |
| RRCA | OF |


| RRD |  | ED67 | SET | 1,D | CBCA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RST | OH | C7 | SET | 1,E | CBCB |
| RST | 10 H | D7 | SET | 1, H | CBCC |
| RST | 18 H | DF | SET | 1, L | CBCD |
| RST | 20 H | E7 | SET | 1, (HL) | CBCE |
| RST | 28 H | EF | SET | 1, (IX+d) | DDCB d CE |
| RST | 30 H | F7 | SET | 1, (IX+d) , $\mathrm{A}^{* *}$ | DDCB d CF |
| RST | 38 H | FF | SET | 1, (IX+d) , $\mathrm{B}^{* *}$ | DDCB d C8 |
| RST | 8H | CF | SET | 1, (IX+d) , $\mathrm{C}^{* *}$ | DDCB d C9 |
| SBC | A, A | 9F | SET | 1, (IX+d), $\mathrm{D}^{* *}$ | DDCB d CA |
| SBC | A, B | 98 | SET | 1, (IX+d), $\mathrm{E}^{* *}$ | DDCB d CB |
| SBC | A, C | 99 | SET | 1, (IX+d) , $\mathrm{H}^{* *}$ | DDCB d CC |
| SBC | A, D | 9A | SET | 1, (IX+d), $L^{* *}$ | DDCB d CD |
| SBC | A, E | 9B | SET | 1, (IY+d) | FDCB d CE |
| SBC | A, H | 9C | SET | 1, (IY+d) , $\mathrm{A}^{* *}$ | FDCB d CF |
| SBC | A, L | 9D | SET | 1, (IY+d), $\mathrm{B}^{* *}$ | FDCB d C8 |
| SBC | A, n | DE n | SET | 1, (IY+d) , $\mathrm{C}^{* *}$ | FDCB d C9 |
| SBC | A, (HL) | 9E | SET | 1, (IY+d), $\mathrm{D}^{* *}$ | FDCB d CA |
| SBC | A, (IX+d) | DD9E d | SET | 1, (IY+d) , $\mathrm{E}^{* *}$ | FDCB d CB |
| SBC | A, (IY+d) A, $\mathrm{IXH}^{* *}$ | FD9E d | SET | 1, (IY+d) , $\mathrm{H}^{* *}$ | FDCB d CC |
| SBC | A, IXL ${ }^{* *}$ | DD9D | SET | 1, (IY+d) , $\mathrm{L}^{* *}$ | FDCB d CD |
| SBC | A, YHH** $^{*}$ | FD9C | SET | 2,A | CBD7 |
| SBC | A, IYL ** | FD9D | SET | 2, C | CBD0 |
| SBC | HL, BC | ED42 | SET | 2,D | CBD2 |
| SBC | HL, DE | ED52 | SET | , E | CBD3 |
| SBC | HL, HL | ED62 | SET | 2, H | CBD4 |
| SBC | HL, SP | ED72 | SET | 2, | CBD5 |
| SCF |  | 37 | SET | 2, (HL) | CBD6 |
| SET | 0,A | CBC7 | SET | 2, (IX+d) | DDCB d D6 |
| SET | 0, B | CBC0 | SET | 2, (IX+d) , $A^{* *}$ | DDCB d D7 |
| SET | O, C | CBC1 | SET | 2, (IX+d) , $\mathrm{B}^{* *}$ | DDCB d Do |
| SET | $0, \mathrm{D}$ $0, \mathrm{E}$ | CBC2 | SET | $2,(I X+d), C^{* *}$ | DDCB d D1 |
| SET | $0, \mathrm{E}$ $0, \mathrm{H}$ | CBC3 | SET | $2,(I X+d), D^{* *}$ | DDCB d D2 |
| SET | 0, L | CBC5 | SET | 2, (IX+d), $\mathrm{E}^{* *}$ | DDCB d D3 |
| SET | 0, (HL) | CBC6 | SET | 2, (IX+d) , $\mathrm{H}^{* *}$ | DDCB d D4 |
| SET | 0, (IX+d) | DDCB d C6 | SET | 2, (IX+d), $\mathrm{L}^{* *}$ | DDCB d D5 |
| SET | $0,(\mathrm{IX}+\mathrm{d}), \mathrm{A}^{* *}$ | DDCB d C7 | SET | 2, (IY+d) | FDCB d D6 |
| SET | $0,(\mathrm{IX}+\mathrm{d}), \mathrm{B}^{* *}$ | DDCB d C0 | SET | $2,(I Y+d), A^{* *}$ | FDCB d D7 |
| SET | 0, (IX+d), $\mathrm{C}^{* *}$ | DDCB d C1 | SET | 2, (IY+d) , $\mathrm{B}^{* *}$ | FDCB d D0 |
| SET | $0,(\mathrm{IX}+\mathrm{d}), \mathrm{D}^{* *}$ | DDCB d C2 | SET | 2, (IY+d) , $\mathrm{C}^{* *}$ | FDCB d D1 |
| SET | $0,(I X+d), E^{* *}$ | DDCB d C3 | SET | 2, (IY+d) , $\mathrm{D}^{* *}$ | FDCB d D2 |
| SET | $0,(\mathrm{IX}+\mathrm{d}), \mathrm{H}^{* *}$ | DDCB d C4 | SET | 2, (IY+d) , E ${ }^{* *}$ | FDCB d D3 |
| SET | $0,(\mathrm{IX}+\mathrm{d}), \mathrm{L}^{* *}$ | DDCB d C5 | SET | 2, (IY+d) , $\mathrm{H}^{* *}$ | FDCB d D4 |
| SET | 0, (IY+d) | FDCB d C6 | SET | 2, (IY+d), $\mathrm{L}^{* *}$ | FDCB d D5 |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{A}^{* *}$ | FDCB d C7 | SET | 3, A | CBDF |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{B}^{* *}$ | FDCB d C0 | SET | 3, B | CBD8 |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{C}^{* *}$ | FDCB d C1 | SET | 3, C | CBD9 |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{D}^{* *}$ | FDCB d C2 | SET | 3, D | CBDA |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{E}^{* *}$ | FDCB d C3 | SET | 3, | CBDB |
| SET | $0,(\mathrm{I}+\mathrm{d}), \mathrm{H}^{* *}$ | FDCB d C4 | SET | 3, H | CBDC |
| SET | $0,(\mathrm{Y}+\mathrm{d}), \mathrm{L}^{* *}$ | FDCB d C5 | SET | 3, L | CBDD |
| SET | 1,A | CBCF | SET | 3, (IY+d) | FDCB d DE |
| SET | 1,B | CBC8 | SET | 3, $(1 X+d), A^{* *}$ | DDCB d DF |
| SET | 1, C | CBC9 | SET | 3, (IX+d), $\mathrm{B}^{* *}$ | DDCB d D8 |

SET 3, (IX+d), C** DDCB d D9 SET 3, (IX+d), D** DDCB d DA SET 3, (IX+d), E* DDCB d DB SET 3, (IX+d), $\mathrm{H}^{* *}$ DDCB d DC SET 3, (IX+d), L ${ }^{* *}$ DDCB d DD SET 3, (IY+d) FDCB d DE SET 3, (IY+d), A* FDCB d DF SET 3, (IY+d), $\mathrm{B}^{* *}$ FDCB d D8 SET 3, (IY+d), C* FDCB d D9 SET 3, (IY+d), $\mathrm{D}^{* *}$ FDCB d DA SET 3, (IY+d), $E^{* *}$ FDCB d DB SET 3, (IY+d), $\mathrm{H}^{* *}$ FDCB d DC SET 3, (IY+d), L ${ }^{* *}$ FDCB d DD SET 4,A CBE7 SET 4,B CBEO
SET 4, C CBE1
SET 4,D CBE2
SET 4,E CBE3
SET 4, H CBE4
SET 4,L CBE5
SET 4, (HL) CBE6
SET 4, (IY+d) FDCB d E6
SET 4, (IX+d), A* DDCB d E7
SET 4, (IX+d), B* DDCB d E0
SET 4, (IX+d), C** DDCB d E1
SET 4, (IX+d), D** DDCB d E2
SET 4, (IX+d), E* DDCB d E3
SET 4, (IX+d), $\mathrm{H}^{* *}$ DDCB d E4
SET 4, (IX+d), L ${ }^{* *}$ DDCB d E5
SET 4, (IY+d) FDCB d E6
SET 4, (IY+d), A* FDCB d E7
SET 4, (IY+d), B** FDCB d E0
SET 4, (IY+d), C** FDCB d E1
SET 4, (IY+d), D** FDCB d E2
SET 4, (IY+d), $E^{* *}$ FDCB d E3
SET 4, (IY+d), $\mathrm{H}^{* *}$ FDCB d E4
SET 4, (IY+d), L ${ }^{* *}$ FDCB d E5
SET 5,A CBEF
SET 5,B CBE8
SET 5,C CBE9
SET 5,D CBEA
SET 5,E CBEB
SET 5, H CBEC
SET 5,L CBED
SET 5, (HL) CBEE
SET 5, (IX+d) DDCB d EE
SET 5, (IX+d), A* DDCB d EF
SET 5, (IX+d), $\mathrm{B}^{* *}$ DDCB d E8
SET 5, (IX+d), C ${ }^{* *}$ DDCB d E9
SET 5, (IX+d), D* DDCB d EA
SET 5, (IX+d), E* DDCB d EB
SET 5, (IX+d), $\mathrm{H}^{* *}$ DDCB d EC
SET 5, (IX+d), $\mathrm{L}^{* *}$ DDCB d ED
SET 5, (IY+d) FDCB d EE
SET 5, (IY+d), A* FDCB d EF
SET 5, (IY+d), $\mathrm{B}^{* *}$ FDCB d E8


| SLA | C | CB21 |
| :---: | :---: | :---: |
| SLA | D | CB22 |
| SLA | E | CB23 |
| SLA | H | CB24 |
| SLA | L | CB25 |
| SLA | (HL) | CB26 |
| SLA | ( IX + d) | DDCB d 26 |
| SLA | $(\mathrm{IX}+\mathrm{d}), \mathrm{A}^{* *}$ | DDCB d 27 |
| SLA | $(\mathrm{IX}+\mathrm{d}), \mathrm{B}^{* *}$ | DDCB d 20 |
| SLA | $(\mathrm{IX}+\mathrm{d}), \mathrm{C}^{* *}$ | DDCB d 21 |
| SLA | $(\mathrm{IX}+\mathrm{d}), \mathrm{D}^{* *}$ | DDCB d 22 |
| SLA | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ | DDCB d 23 |
| SLA | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | DDCB d 24 |
| SLA | $(\mathrm{IX}+\mathrm{d}), \mathrm{L}^{* *}$ | DDCB d 25 |
| SLA | (IY+d) | FDCB d 26 |
| SLA | $(I Y+d), A^{* *}$ | FDCB d 27 |
| SLA | ( $I Y+d), B^{* *}$ | FDCB d 20 |
| SLA | ( $I Y+d), C^{* *}$ | FDCB d 21 |
| SLA | ( $I Y+d), D^{* *}$ | FDCB d 22 |
| SLA | ( $I Y+d), E^{* *}$ | FDCB d 23 |
| SLA | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | FDCB d 24 |
| SLA | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | FDCB d 25 |
| SLI | $(\mathrm{HL})^{* *}$ | CB36 |
| SLI | $A^{* *}$ | CB37 |
| SLI | $\mathrm{B}^{* *}$ | CB30 |
| SLI | $\mathrm{C}^{* *}$ | CB31 |
| SLI | D** | CB32 |
| SLI | $\mathrm{E}^{* *}$ | CB33 |
| SLI | $\mathrm{H}^{* *}$ | CB34 |
| SLI | $\mathrm{L}^{* *}$ | CB35 |
| SLI | $(I X+d) * *$ | DDCB d 36 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ | DDCB d 37 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ | DDCB d 30 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ | DDCB d 31 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ | DDCB d 32 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ | DDCB d 33 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | DDCB d 34 |
| SLI | ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | DDCB d 35 |
| SLI | $(\mathrm{I}+\mathrm{d})^{* *}$ | FDCB d 36 |
| SLI | ( $I Y+d), A^{* *}$ | FDCB d 37 |
| SLI | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ | FDCB d 30 |
| SLI | ( $1 Y+d), C^{* *}$ | FDCB d 31 |
| SLI | ( $I Y+d), D^{* *}$ | FDCB d 32 |
| SLI | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ | FDCB d 33 |
| SLI | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ | FDCB d 34 |
| SLI | ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ | FDCB d 35 |
| SRA | A | CB2F |
| SRA | B | CB28 |
| SRA | C | CB29 |
| SRA | D | CB2A |
| SRA | E | CB2B |
| SRA | H | CB2C |
| SRA | L | CB2D |
| SRA | (HL) | CB2E |
| SRA | ( IX+d) | DDCB d 2E |

SRA (IX+d), A*
SRA ( $I X+d), B^{* *}$ SRA (IX+d), C ${ }^{* *}$ SRA ( $I X+d$ ), $D^{* *}$ SRA ( $I X+d), E^{* *}$ SRA (IX+d), $\mathrm{H}^{* *}$ SRA (IX+d), L** SRA (IY+d)
SRA ( $I Y+d$ ), $A^{* *}$
SRA ( $I Y+d$ ), $B^{* *}$
SRA (IY+d), $\mathrm{C}^{* *}$ SRA (IY+d), $D^{* *}$ SRA ( $I Y+d$ ), $E^{* *}$ SRA ( $I Y+d$ ), $H^{* *}$ SRA (IY+d), L ${ }^{* *}$ SRL A
SRL B
SRL C
SRL D
SRL E
SRL H
SRL L CB3D
SRL (HL) CB3E
SRL (IX+d) DDCB d 3E
SRL (IX+d), A* DDCB d 3F
SRL (IX+d), $\mathrm{B}^{* *}$ DDCB d 38
SRL (IX+d), C** DDCB d 39
SRL (IX+d), $\mathrm{D}^{* *} \quad$ DDCB d 3A
SRL (IX+d), $\mathrm{E}^{* *} \quad$ DDCB d 3B
SRL (IX+d), $\mathrm{H}^{* *} \quad$ DDCB d 3C
SRL (IX+d), $\mathrm{L}^{* *} \quad$ DDCB d 3D
SRL (IY+d)
SRL (IY+d), $A^{* *} \quad$ FDCB d $3 F$
SRL (IY+d), $\mathrm{B}^{* *} \quad$ FDCB d 38
SRL (IY+d), C ${ }^{* *}$ FDCB d 39
SRL (IY+d), $\mathrm{D}^{* *} \quad$ FDCB d 3A
SRL (IY+d), $E^{* *} \quad$ FDCB d 3B
SRL (IY+d), $\mathrm{H}^{* *} \quad$ FDCB d 3C
SRL (IY+d), $\mathrm{L}^{* *}$ FDCB d 3D
SUB A 97
SUB B 90
$\begin{array}{ll}\text { SUB C } & 9 \\ \text { SUB D }\end{array}$
$\begin{array}{ll}\text { SUB E } & 93 \\ \text { SUB H } & 94\end{array}$

| SUB L | 95 |
| :--- | :--- |
| SUB n | D6 n |
| SUB (HL) | 96 |
| SUB (IX+d) | DD96 d |
| SUB (IY+d) | FD96 d |
| SUB IXH |  |
| SUB IXL | DD94 |
| SUB IYH** | DD95 |
| SUB IYL | FD94 |
| SWAPNIBZX | FD95 |
| TEST n ${ }^{\text {ZX }}$ | ED23 |
|  | ED27 n |


| XOR A | AF | XOR H | AC | XOR (IY+d) | FDAE d |
| :--- | :--- | :--- | :--- | :--- | :--- |
| XOR B | A8 | XOR L | AD | XOR IXH** | DDAC |
| XOR C | A9 | XOR n | EE n | XOR IXL** | DDAD |
| XOR D | AA | XOR (HL) | AE | XOR IYH** | FDAC |
| XOR E | AB | XOR (IX+d) | DDAE d | XOR IYL** | FDAD |

This page intentionally left empty

## Appendix B

## Instructions Sorted by Opcode

Instructions marked with ${ }^{* *}$ are undocumented.
Instructions marked with ${ }^{\text {ZX }}$ are ZX Spectrum Next extended.

| 00 | NOP | 24 | INC H | 48 | LD C, B |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 01 mm | LD BC,nm | 25 | DEC H | 49 | LD C, C |
| 02 | LD (BC), A | 26 n | LD H, n | 4A | LD C, D |
| 03 | INC BC | 27 | DAA | 4B | LD C,E |
| 04 | INC B | 28 e | JR Z,e | 4 C | LD C, H |
| 05 | DEC B | 29 | ADD HL, HL | 4 D | LD C,L |
| 06 n | LD B,n | 2 Amn | LD HL, (nm) | 4 E | LD C, (HL) |
| 07 | RLCA | 2B | DEC HL | 4 F | LD C,A |
| 08 | EX AF, AF' | 2C | INC L | 50 | LD D, B |
| 09 | ADD HL, BC | 2D | DEC L | 51 | LD D, C |
| OA | LD A, (BC) | 2En | LD L, n | 52 | LD D, D |
| OB | DEC BC | 2F | CPL | 53 | LD D, E |
| OC | INC C | 30 e | JR NC, e | 54 | LD D, H |
| OD | DEC C | 31 m n | LD SP, nm | 55 | LD D, L |
| OE n | LD C, n | 32 m n | LD (nm), A | 56 | LD D, (HL) |
| 0F | RRCA | 33 | INC SP | 57 | LD D,A |
| 10 e | DJNZ (PC+e) | 34 | INC (HL) | 58 | LD E,B |
| 11 m n | LD DE,nm | 35 | DEC (HL) | 59 | LD E, C |
| 12 | LD (DE), A | 36 n | LD (HL) , n | 5A | LD E,D |
| 13 | INC DE | 37 | SCF | 5B | LD E, E |
| 14 | INC D | 38 e | JR C, e | 5C | LD E, H |
| 15 | DEC D | 39 | ADD HL, SP | 5D | LD E, L |
| 16 n | LD D, n | 3 Am n | LD A, (nm) | 5E | LD E, (HL) |
| 17 | RLA | 3B | DEC SP | 5F | LD E,A |
| 18 e | JR e | 3C | INC A | 60 | LD H,B |
| 19 | ADD HL, DE | 3D | DEC A | 61 | LD H, C |
| 1A | LD A, (DE) | 3E n | LD A, n | 62 | LD H,D |
| 1B | DEC DE | 3F | CCF | 63 | LD H,E |
| 1 C | INC E | 40 | LD B,B | 64 | LD H, H |
| 1D | DEC E | 41 | LD B,C | 65 | LD H, L |
| 1 En | LD E, n | 42 | LD B,D | 66 | LD H, (HL) |
| 1 F | RRA | 43 | LD B,E | 67 | LD H,A |
| 20 e | JR NZ, e | 44 | LD B, H | 68 | LD L, B |
| 21 mm | LD HL, nm | 45 | LD B,L | 69 | LD L, C |
| 22 m n | LD (nm) , HL | 46 | LD B, (HL) | 6 A | LD L, D |
| 23 | INC HL | 47 | LD B,A | 6B | LD L, E |


| 6C | LD L, H | A5 | AND L | CB13 | RL E |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 D | LD L, L | A6 | AND (HL) | CB14 | RL H |
| 6 E | LD L, (HL) | A7 | AND A | CB15 | RL L |
| 6 F | LD L, A | A8 | XOR B | CB16 | RL (HL) |
| 70 | LD (HL), B | A9 | XOR C | CB17 | RL A |
| 71 | LD (HL) , C | AA | XOR D | CB18 | RR B |
| 72 | LD (HL), D | AB | XOR E | CB19 | RR C |
| 73 | LD (HL) , E | AC | XOR H | CB1A | RR D |
| 74 | LD (HL), H | AD | XOR L | CB1B | RR E |
| 75 | LD (HL), L | AE | XOR (HL) | CB1C | RR H |
| 76 | HALT | AF | XOR A | CB1D | RR L |
| 77 | LD (HL), A | B0 | OR B | CB1E | RR (HL) |
| 78 | LD A, B | B1 | OR C | CB1F | RR A |
| 79 | LD A, C | B2 | OR D | CB20 | SLA B |
| 7A | LD A, D | B3 | OR E | CB21 | SLA C |
| 7B | LD A, E | B4 | OR H | CB22 | SLA D |
| 7 C | LD A, H | B5 | OR L | CB23 | SLA E |
| 7D | LD A, L | B6 | OR (HL) | CB24 | SLA H |
| 7 E | LD A, (HL) | B7 | OR A | CB25 | SLA L |
| 7 F | LD A,A | B8 | CP B | CB26 | SLA (HL) |
| 80 | ADD A, B | B9 | CP C | CB27 | SLA A |
| 81 | ADD A, C | BA | CP D | CB28 | SRA B |
| 82 | ADD A, D | BB | CP E | CB29 | SRA C |
| 83 | ADD A, E | BC | CP H | CB2A | SRA D |
| 84 | ADD A, H | BD | CP L | CB2B | SRA E |
| 85 | ADD A,L | BE | CP (HL) | CB2C | SRA H |
| 86 | ADD A, (HL) | BF | CP A | CB2D | SRA L |
| 87 | ADD A, A | C0 | RET NZ | CB2E | SRA (HL) |
| 88 | ADC A, B | C1 | POP BC | CB2F | SRA A |
| 89 | ADC A, C | C 2 mm | JP NZ, nm | CB30 | SLI B** |
| 8A | ADC A, D | C3 m n | JP nm | CB31 | SLI C ${ }^{* *}$ |
| 8B | ADC A, E | C 4 mm | CALL NZ, nm | CB32 | SLI D** |
| 8C | ADC A, H | C5 | PUSH BC | CB33 | SLI E** |
| 8D | ADC A, L | C6 n | ADD A, n | CB34 | SLI H** |
| 8 E | ADC A, (HL) | C7 | RST OH | CB35 | SLI L ${ }^{* *}$ |
| 8F | ADC A, A | C8 | RET Z | CB36 | SLI (HL)** |
| 90 | SUB B | C9 | RET | CB37 | SLI A** |
| 91 | SUB C | CA m n | JP Z, nm | CB38 | SRL B |
| 92 | SUB D | CB00 | RLC B | CB39 | SRL C |
| 93 | SUB E | CB01 | RLC C | CB3A | SRL D |
| 94 | SUB H | CB02 | RLC D | CB3B | SRL E |
| 95 | SUB L | CB03 | RLC E | CB3C | SRL H |
| 96 | SUB (HL) | CB04 | RLC H | CB3D | SRL L |
| 97 | SUB A | CB05 | RLC L | CB3E | SRL (HL) |
| 98 | SBC A, B | CB06 | RLC (HL) | CB3F | SRL A |
| 99 | SBC A, C | CB07 | RLC A | CB40 | BIT 0,B |
| 9A | SBC A, D | CB08 | RRC B | CB41 | BIT 0,C |
| 9 B | SBC A, E | CB09 | RRC C | CB42 | BIT 0,D |
| 9 C | SBC A, H | CBOA | RRC D | CB43 | BIT 0,E |
| 9 D | SBC A,L | CBOB | RRC E | CB44 | BIT 0, H |
| 9 E | SBC A, (HL) | CBOC | RRC H | CB45 | BIT 0,L |
| 9 F | SBC A, A | CBOD | RRC L | CB46 | BIT 0, (HL) |
| A0 | AND B | CBOE | RRC (HL) | CB47 | BIT 0,A |
| A1 | AND C | CBOF | RRC A | CB48 | BIT 1, B |
| A2 | AND D | CB10 | RL B | CB49 | BIT 1, C |
| A3 | AND E | CB11 |  | CB4A | BIT 1,D |
| A4 | AND H | CB12 | RL D | CB4B | BIT 1, E |


| CB4C | BIT 1, H | CB85 | RES 0,L | CBBE | RES 7, (HL) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CB4D | BIT 1, L | CB86 | RES 0, (HL) | CBBF | RES 7,A |
| CB4E | BIT 1, (HL) | CB87 | RES 0,A | CBCO | SET 0,B |
| CB4F | BIT 1,A | CB88 | RES 1,B | CBC1 | SET 0, C |
| CB50 | BIT 2,B | CB89 | RES 1, C | CBC2 | SET 0,D |
| CB51 | BIT 2, C | CB8A | RES 1,D | CBC3 | SET 0,E |
| CB52 | BIT 2,D | CB8B | RES 1, E | CBC4 | SET 0, H |
| CB53 | BIT 2,E | CB8C | RES 1, H | CBC5 | SET 0,L |
| CB54 | BIT 2 , H | CB8D | RES 1,L | CBC6 | SET 0, (HL) |
| CB55 | BIT 2,L | CB8E | RES 1, (HL) | CBC7 | SET 0,A |
| CB56 | BIT 2, (HL) | CB8F | RES 1,A | CBC8 | SET 1, B |
| CB57 | BIT 2,A | CB90 | RES 2,B | CBC9 | SET 1, C |
| CB58 | BIT 3,B | CB91 | RES 2,C | CBCA | SET 1,D |
| CB59 | BIT 3, C | CB92 | RES 2,D | CBCB | SET 1, E |
| CB5A | BIT 3, D | CB93 | RES 2,E | CBCC | SET 1, H |
| CB5B | BIT 3,E | CB94 | RES 2, H | CBCD | SET 1, L |
| CB5C | BIT 3, H | CB95 | RES 2,L | CBCE | SET 1, (HL) |
| CB5D | BIT 3,L | CB96 | RES 2, (HL) | CBCF | SET 1,A |
| CB5E | BIT 3, (HL) | CB97 | RES 2,A | CBDO | SET 2,B |
| CB5F | BIT 3,A | CB98 | RES 3, B | CBD1 | SET 2, C |
| CB60 | BIT 4, B | CB99 | RES 3,C | CBD2 | SET 2,D |
| CB61 | BIT 4, C | CB9A | RES 3,D | CBD3 | SET 2,E |
| CB62 | BIT 4, D | CB9B | RES 3,E | CBD4 | SET 2, H |
| CB63 | BIT 4,E | CB9C | RES 3, H | CBD5 | SET 2, L |
| CB64 | BIT 4, H | CB9D | RES 3,L | CBD6 | SET 2, (HL) |
| CB65 | BIT 4, L | CB9E | RES 3, (HL) | CBD7 | SET 2,A |
| CB66 | BIT 4, (HL) | CB9F | RES 3,A | CBD8 | SET 3, B |
| CB67 | BIT 4,A | CBAO | RES 4, ${ }^{\text {d }}$ | CBD9 | SET 3,C |
| CB68 | BIT 5, B | CBA1 | RES 4, C | CBDA | SET 3, D |
| CB69 | BIT 5,C | CBA2 | RES 4, D | CBDB | SET 3,E |
| CB6A | BIT 5,D | CBA3 | RES 4, E | CBDC | SET 3, H |
| CB6B | BIT 5,E | CBA4 | RES 4, H | CBDD | SET 3,L |
| CB6C | BIT 5, H | CBA5 | RES 4, L | CBDE | SET 3, (HL) |
| CB6D | BIT 5,L | CBA6 | RES 4, (HL) | CBDF | SET 3,A |
| CB6E | BIT 5, (HL) | CBA7 | RES 4,A | CBE0 | SET 4,B |
| CB6F | BIT 5,A | CBA8 | RES 5,B | CBE1 | SET 4, C |
| CB70 | BIT 6,B | CBA9 | RES 5,C | CBE2 | SET 4, D |
| CB71 | BIT 6, C | CBAA | RES 5,D | CBE3 | SET 4,E |
| CB72 | BIT 6,D | CBAB | RES 5,E | CBE4 | SET 4, H |
| CB73 | BIT 6,E | CBAC | RES 5, H | CBE5 | SET 4, L |
| CB74 | BIT 6, H | CBAD | RES 5,L | CBE6 | SET 4, (HL) |
| CB75 | BIT 6,L | CBAE | RES 5, (HL) | CBE7 | SET 4,A |
| CB76 | BIT 6, (HL) | CBAF | RES 5,A | CBE8 | SET 5,B |
| CB77 | BIT 6,A | CBB0 | RES 6,B | CBE9 | SET 5, C |
| CB78 | BIT 7,B | CBB1 | RES 6,C | CBEA | SET 5,D |
| CB79 | BIT 7,C | CBB2 | RES 6,D | CBEB | SET 5,E |
| CB7A | BIT 7, D | CBB3 | RES 6,E | CBEC | SET 5, H |
| CB7B | BIT 7,E | CBB4 | RES 6, H | CBED | SET 5,L |
| CB7C | BIT 7, H | CBB5 | RES 6,L | CBEE | SET 5, (HL) |
| CB7D | BIT 7,L | CBB6 | RES 6, (HL) | CBEF | SET 5,A |
| CB7E | BIT 7, (HL) | CBB7 | RES 6,A | CBF0 | SET 6, B |
| CB7F | BIT 7,A | CBB8 | RES 7,B | CBF1 | SET 6, C |
| CB80 | RES 0,B | CBB9 | RES 7,C | CBF2 | SET 6,D |
| CB81 | RES 0,C | CBBA | RES 7,D | CBF3 | SET 6,E |
| CB82 | RES 0,D | CBBB | RES 7,E | CBF4 | SET 6, H |
| CB83 | RES 0,E | CBBC | RES 7,H | CBF5 | SET 6,L |
| CB84 | RES 0,H | CBBD | RES 7,L | CBF6 | SET 6, (HL) |


| CBF7 | SET 6,A | DD60 | LD IXH, ${ }^{* *}$ |
| :---: | :---: | :---: | :---: |
| CBF8 | SET 7,B | DD61 | LD IXH, $\mathrm{C}^{* *}$ |
| CBF9 | SET 7,C | DD62 | LD IXH, ${ }^{* *}$ |
| CBFA | SET 7,D | DD63 | LD IXH, E** |
| CBFB | SET 7,E | DD64 | LD IXH, $\mathrm{IXH}^{* *}$ |
| CBFC | SET 7, H | DD65 | LD IXH, IXL** |
| CBFD | SET 7,L | DD66 d | LD H, (IX+d) |
| CBFE | SET 7, (HL) | DD67 | LD IXH, ${ }^{* *}$ |
| CBFF | SET 7,A | DD68 | LD IXL, ${ }^{* *}$ |
| CC m n | CALL $\mathrm{Z}, \mathrm{nm}$ | DD69 | LD IXL, $\mathrm{C}^{* *}$ |
| CD m n | CALL nm | DD6A | LD IXL, ${ }^{* *}$ |
| CE n | ADC A, n | DD6B | LD IXL, $\mathrm{E}^{* *}$ |
| CF | RST 8H | DD6C | LD IXL, $\mathrm{IXH}^{* *}$ |
| D0 | RET NC | DD6D | LD IXL, IXL ${ }^{* *}$ |
| D2 m n | POP DE JP NC, nm | DD6E d | LD L, (IX+d) |
| D2 m m | JP NC, nm OUT (n) , A | DD6F | LD IXL, A** |
| D4 m n | CALL NC, nm | DD70 d | LD (IX+d), B |
| D5 | PUSH DE | DD71 d | LD ( $\mathrm{IX}+\mathrm{d}$ ), C |
| D6 n | SUB n | DD72 d | LD (IX+d), D |
| D7 | RST 10H | DD73 d | LD (IX+d), E |
| D8 | RET C | DD74 d | LD ( $\mathrm{IX}+\mathrm{d}$ ), H |
| D9 | EXX | DD75 d | LD (IX+d), L |
| DA m n | JP C, nm | DD77 d | LD (IX+d),A |
| DB n | IN A, ( n ) | DD7C | LD A, IXH** |
| DC m n | CALL C, nm | DD7D | LD A, IXL |
| DD09 | ADD IX, BC | DD7E d | LD A, (IX + d) |
| DD19 | ADD IX, DE | DD84 | ADD A, IXH** |
| DD21 m n | LD IX, nm | DD85 | ADD A, IXL ${ }^{* *}$ |
| DD22 m n | LD (nm), IX | DD86 d | ADD A, ( $\mathrm{IX}+\mathrm{d}$ ) |
| DD23 | INC IX | DD8C | ADC A, IXH** |
| DD24 | INC IXH** | DD8D | ADC A, IXL ${ }^{* *}$ |
| DD25 | DEC IXH** | DD8E d | ADC A, ( ${ }^{*} \mathrm{X}+\mathrm{d}$ ) |
| DD26 n | LD IXH, $\mathrm{n}^{* *}$ | DD94 | SUB IXH** |
| DD29 | ADD IX, IX | DD95 | SUB IXL** |
| DD2A m n | LD IX, (nm) | DD96 d | SUB (IX+d) |
| DD2B | DEC IX | DD9C | SBC A, $\mathrm{IXH}^{* *}$ |
| DD2C | INC IXL** | DD9D | SBC A, IXL ${ }^{* *}$ |
| DD2D | DEC IXL** | DD9E d | SBC A, (IX+d) |
| DD2E n | LD IXL, $\mathrm{n}^{* *}$ | DDA4 | AND $\mathrm{IXH}^{* *}$ |
| DD34 d | INC ( $\mathrm{IX}+\mathrm{d}$ ) | DDA5 | AND IXL** |
| DD35 d | DEC ( $\mathrm{IX}+\mathrm{d}$ ) | DDA6 d | AND ( $\mathrm{IX}+\mathrm{d}$ ) |
| DD36 d n | LD (IX+d), n | DDAC | XOR IXH** |
| DD39 | ADD IX, SP | DDAD | XOR IXL** |
| DD44 | LD B, $\mathrm{IXH}^{* *}$ | DDAE d | XOR ( $\mathrm{IX}+\mathrm{d}$ ) |
| DD45 | LD B, IXL ${ }^{* *}$ | DDB4 | OR IXH** |
| DD46 d | LD B, (IX+d) | DDB5 | OR IXL** |
| DD4C | LD C, IXH** | DDB6 d | OR (IX+d) |
| DD4D | LD C, IXL** | DDBC | CP IXH** |
| DD4E d | LD C, (IX+d) | DDBD | CP IXL** |
| DD54 | LD D, IXH** | DDBE d | CP (IX+d) |
| DD55 | LD D, IXL** | DDCB d 00 | RLC (IX+d), $\mathrm{B}^{* *}$ |
| DD56 d | LD D, (IX+d) | DDCB d 01 | RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{C}^{* *}$ |
| DD5C | LD E, IXH** | DDCB d 02 | RLC (IX+d), $\mathrm{D}^{* *}$ |
| DD5D | LD E, IXL** | DDCB d 03 | RLC (IX+d), $\mathrm{E}^{* *}$ |
| DD5E d | LD E, (IX+d) | DDCB d 04 | RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ |

DDCB d 05
DDCB d 06
DDCB d 07
DDCB d 08
DDCB d 09
DDCB d OA
DDCB d OB
DDCB d OC
DDCB d OD
DDCB d OE
DDCB d OF
DDCB d 10
DDCB d 11
DDCB d 12
DDCB d 13
DDCB d 14
DDCB d 15
DDCB d 16
DDCB d 17
DDCB d 18
DDCB d 19
DDCB d 1A
DDCB d 1B
DDCB d 1C
DDCB d 1D
DDCB d 1E
DDCB d 1F
DDCB d 20
DDCB d 21
DDCB d 22
DDCB d 23
DDCB d 24
DDCB d 25
DDCB d 26
DDCB d 27
DDCB d 28
DDCB d 29
DDCB d 2A
DDCB d 2B
DDCB d 2C
DDCB d 2D
DDCB d 2E
DDCB d 2 F
DDCB d 30
DDCB d 31
DDCB d 32
DDCB d 33
DDCB d 34
DDCB d 35
DDCB d 36
DDCB d 37
DDCB d 38
DDCB d 39
DDCB d 3A
DDCB d 3B

RLC (IX+d), $\mathrm{L}^{* *}$
RLC ( $I X+d$ )
RLC ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$
RRC (IX+d), $B^{* *}$
RRC (IX+d), $C^{* *}$
RRC (IX+d), $\mathrm{D}^{* *}$
RRC (IX+d), $\mathrm{E}^{* *}$
RRC (IX +d ), $\mathrm{H}^{* *}$
RRC (IX+d), L**
RRC (IX +d )
RRC (IX+d), $A^{* *}$
RL (IX+d), $\mathrm{B}^{* *}$
RL ( $I X+d$ ), $C^{* *}$
RL (IX+d), $\mathrm{D}^{* *}$
RL (IX+d), $E^{* *}$
RL ( $I X+d$ ), $H^{* *}$
RL (IX+d), $\mathrm{L}^{* *}$
RL (IX+d)
RL (IX+d), $A^{* *}$
RR (IX+d), $\mathrm{B}^{* *}$
RR (IX+d), $C^{* *}$
RR (IX+d), $\mathrm{D}^{* *}$
RR ( $I X+d$ ) , $E^{* *}$
RR (IX+d), $H^{* *}$
RR (IX +d ), $\mathrm{L}^{* *}$
RR (IX+d)
RR (IX+d), $A^{* *}$
SLA (IX+d), B**
SLA (IX+d), C**
SLA ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$
SLA (IX+d), $E^{* *}$
SLA (IX+d), $\mathrm{H}^{* *}$
SLA (IX+d), L**
SLA (IX +d )
SLA ( $\mathrm{IX}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$
SRA (IX+d), $\mathrm{B}^{* *}$
SRA (IX+d), C ${ }^{* *}$
SRA (IX+d), $D^{* *}$
SRA (IX+d), $\mathrm{E}^{* *}$
SRA (IX +d ) , $\mathrm{H}^{* *}$
SRA (IX+d), L**
SRA (IX +d )
SRA (IX+d), A**
SLI (IX+d), $\mathrm{B}^{* *}$
SLI (IX+d), C**
SLI ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$
SLI ( $I X+d$ ), $E^{* *}$
SLI (IX+d), $\mathrm{H}^{* *}$
SLI (IX+d), $\mathrm{L}^{* *}$
SLI (IX+d) ${ }^{* *}$
SLI ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{A}^{* *}$
SRL (IX+d), $\mathrm{B}^{* *}$
SRL (IX+d), C ${ }^{* *}$
SRL ( $\mathrm{IX}+\mathrm{d}$ ), $\mathrm{D}^{* *}$
SRL (IX+d), $E^{* *}$

DDCB d 3C DDCB d 3D DDCB d 3E DDCB d 3F DDCB d 40 DDCB d 41 DDCB d 42 DDCB d 43 DDCB d 44 DDCB d 45 DDCB d 46 DDCB d 47 DDCB d 48 DDCB d 49 DDCB d 4A DDCB d 4B DDCB d 4C DDCB d 4D DDCB d 4E DDCB d 4F DDCB d 50 DDCB d 51 DDCB d 52 DDCB d 53 DDCB d 54 DDCB d 55 DDCB d 56 DDCB d 57 DDCB d 58 DDCB d 59 DDCB d 5A DDCB d 5B DDCB d 5C DDCB d 5D DDCB d 5E DDCB d 5F DDCB d 60 DDCB d 61 DDCB d 62 DDCB d 63 DDCB d 64 DDCB d 65 DDCB d 66 DDCB d 67 DDCB d 68 DDCB d 69 DDCB d 6A DDCB d 6B DDCB d 6C DDCB d 6D DDCB d 6E DDCB d 6F DDCB d 70 DDCB d 71 DDCB d 72

SRL (IX+d), $H^{* *}$
SRL $(I X+d), L^{* *}$
SRL (IX+d)
SRL (IX+d), A**
BIT 0, (IX +d$)^{* *}$
BIT 0, (IX+d)**
BIT 0, (IX+d)**
BIT 0, (IX+d)**
BIT 0, (IX+d)**
BIT 0, (IX+d)**
BIT 0, (IX+d)
BIT 0, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)**
BIT 1, (IX+d)
BIT 1, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)**
BIT 2, (IX+d)
BIT 2, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)**
BIT 3, (IX+d)
BIT 3, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)**
BIT 4, (IX+d)
BIT 4, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)**
BIT 5, (IX+d)
BIT 5, (IX+d)**
BIT 6, (IX+d)**
BIT 6, (IX+d)**
BIT 6, (IX+d)**

DDCB d 73
DDCB d 74
DDCB d 75
DDCB d 76
DDCB d 77
DDCB d 78
DDCB d 79
DDCB d 7A
DDCB d 7B
DDCB d 7C
DDCB d 7D
DDCB d 7E
DDCB d 7F
DDCB d 80
DDCB d 81
DDCB d 82
DDCB d 83
DDCB d 84
DDCB d 85
DDCB d 86
DDCB d 87
DDCB d 88
DDCB d 89
DDCB d 8A
DDCB d 8B
DDCB d 8C
DDCB d 8D
DDCB d 8E
DDCB d 8F
DDCB d 90
DDCB d 91
DDCB d 92
DDCB d 93
DDCB d 94
DDCB d 95
DDCB d 96
DDCB d 97
DDCB d 98
DDCB d 99
DDCB d 9A
DDCB d 9B
DDCB d 9C
DDCB d 9D
DDCB d 9E
DDCB d 9F
DDCB d A0
DDCB d A1
DDCB d A2
DDCB d A3
DDCB d A4
DDCB d A5
DDCB d A6
DDCB d A7
DDCB d A8
DDCB d A9

BIT 6, (IX+d)**
BIT 6, (IX+d)**
BIT 6, (IX+d)**
BIT 6, (IX+d)
BIT 6, (IX+d) ${ }^{* *}$
BIT 7, (IX+d) ${ }^{* *}$
BIT 7, (IX+d) **
BIT 7, (IX+d)**
BIT 7, (IX+d) **
BIT 7, (IX+d)**
BIT 7, (IX+d)**
BIT 7, (IX+d)
BIT 7, (IX+d) ${ }^{* *}$
RES 0, (IX+d), B**
RES 0, (IX+d), C**
RES 0, (IX+d), D**
RES $0,(I X+d), E^{* *}$
RES 0 , (IX+d), $\mathrm{H}^{* *}$
RES $0,(I X+d), L^{* *}$
RES 0, (IX +d )
RES 0, (IX+d), A**
RES 1, (IX+d), $\mathrm{B}^{* *}$
RES 1, (IX+d), C**
RES 1, (IX+d), $D^{* *}$
RES 1, (IX+d), $E^{* *}$
RES 1, (IX+d), $\mathrm{H}^{* *}$
RES 1, (IX+d), L**
RES 1, (IX +d )
RES 1, (IX+d), A**
RES 2, (IX+d), $\mathrm{B}^{* *}$
RES 2, (IX+d), C**
RES 2, (IX+d), D**
RES 2, (IX+d), $\mathrm{E}^{* *}$
RES 2, (IX+d), $\mathrm{H}^{* *}$
RES 2, (IX+d), L**
RES 2, (IX +d )
RES 2, (IX+d), A**
RES 3, (IX+d), B**
RES 3, (IX+d), C**
RES 3, (IX+d), D**
RES 3, (IX+d), $\mathrm{E}^{* *}$
RES 3, (IX+d), H**
RES 3, (IX+d), L**
RES 3, (IX +d )
RES 3, (IX+d), A*
RES 4, (IX+d), B**
RES 4, (IX+d), C**
RES 4, (IX+d), D**
RES 4, (IX+d), $\mathrm{E}^{* *}$
RES 4, (IX+d), $\mathrm{H}^{* *}$
RES 4, (IX+d), L**
RES 4, (IX+d)
RES 4, (IX+d), A**
RES 5, (IX+d), $\mathrm{B}^{* *}$
RES 5, (IX+d), C**

DDCB d AA DDCB d AB DDCB d AC DDCB d AD DDCB d AE DDCB d AF DDCB d BO DDCB d B1
DDCB d B2
DDCB d B3
DDCB d B4
DDCB d B5
DDCB d B6
DDCB d B7
DDCB d B8
DDCB d B9
DDCB d BA
DDCB d BB
DDCB d BC
DDCB d BD
DDCB d BE
DDCB d BF
DDCB d Co
DDCB d C1
DDCB d C2
DDCB d C3
DDCB d C4
DDCB d C5
DDCB d C6
DDCB d C7
DDCB d C8
DDCB d C9
DDCB d CA
DDCB d CB
DDCB d CC
DDCB d CD
DDCB d CE
DDCB d CF
DDCB d DO
DDCB d D1
DDCB d D2
DDCB d D3
DDCB d D4
DDCB d D5
DDCB d D6
DDCB d D7
DDCB d D8
DDCB d D9
DDCB d DA
DDCB d DB
DDCB d DC
DDCB d DD
DDCB d DE
DDCB d DF
DDCB d EO

RES 5, (IX+d), D**
RES 5, (IX+d), $\mathrm{E}^{* *}$
RES 5, (IX+d), $\mathrm{H}^{* *}$
RES 5, (IX+d), L ${ }^{* *}$
RES 5, (IX+d)
RES 5, (IX+d), A**
RES 6, (IX+d), $\mathrm{B}^{* *}$
RES 6, (IX+d), C**
RES 6, (IX+d), $\mathrm{D}^{* *}$
RES 6, (IX+d), $\mathrm{E}^{* *}$
RES 6, (IX+d), $\mathrm{H}^{* *}$
RES 6, (IX+d), $\mathrm{L}^{* *}$
RES 6, (IX+d)
RES 6, (IX+d), A**
RES 7, (IX+d), B**
RES 7, (IX+d), C**
RES 7, (IX+d), D**
RES 7, (IX+d), E**
RES 7, (IX+d), $\mathrm{H}^{* *}$
RES 7, (IX+d), L**
RES 7, (IX+d)
RES 7, (IX +d ), $\mathrm{A}^{* *}$
SET 0, (IX+d), B**
SET 0, (IX+d), $\mathrm{C}^{* *}$
SET $0,(I X+d), D^{* *}$
SET $0,(I X+d), E^{* *}$
SET $0,(\mathrm{IX}+\mathrm{d}), \mathrm{H}^{* *}$
SET 0, (IX+d), L ${ }^{* *}$
SET 0, (IX+d)
SET 0, (IX+d), A**
SET 1, (IX+d), B**
SET 1, (IX+d), C ${ }^{* *}$
SET 1, (IX+d), D**
SET 1, (IX+d), E**
SET 1, (IX+d), $\mathrm{H}^{* *}$
SET 1, (IX+d), L**
SET 1, (IX+d)
SET 1, (IX+d), A**
SET 2, (IX +d ), $\mathrm{B}^{* *}$
SET 2, (IX+d), C ${ }^{* *}$
SET 2, (IX+d), D**
SET 2, (IX+d), E**
SET 2, (IX+d), $\mathrm{H}^{* *}$
SET 2, (IX+d), L**
SET 2, (IX+d)
SET 2, (IX+d), A**
SET 3, (IX+d), $\mathrm{B}^{* *}$
SET 3, (IX+d), C**
SET 3, (IX+d), D**
SET 3 , (IX+d), E**
SET 3, (IX+d), H**
SET 3, (IX+d), L**
SET 3, (IX+d)
SET 3, (IX+d), A*
SET 4, (IX+d), B*

| DDCB d E1 | SET 4, (IX+d), $\mathrm{C}^{* *}$ | ED29 | BSRA DE, ${ }^{\text {ZX }}$ | ED6D | RETN** |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DDCB d E2 | SET 4, (IX+d), ${ }^{* *}$ | ED2A | BSRL DE, $\mathrm{B}^{\text {ZX }}$ | ED6E | IM $0^{* *}$ |
| DDCB d E3 | SET 4, (IX+d), $\mathrm{E}^{* *}$ | ED2B | BSRF DE, ${ }^{\text {ZX }}$ | ED6F | RLD |
| DDCB d E4 | SET 4, (IX + d) , $\mathrm{H}^{* *}$ | ED2C | BRLC DE, ${ }^{\text {ZX }}$ | ED70 | IN F, (C)** |
| DDCB d E5 | SET 4, (IX+d), $\mathrm{L}^{* *}$ | ED30 | MUL D, $\mathrm{E}^{\text {ZX }}$ | ED70 | IN (C)** |
| DDCB d E6 | SET 4, (IX+d) | ED31 | ADD HL, ${ }^{\text {ZX }}$ | ED71 | OUT (C) , $0^{* *}$ |
| DDCB d E7 | SET 4, (IX + d), $\mathrm{A}^{* *}$ | ED32 | ADD DE, ${ }^{\text {ZX }}$ | ED72 | SBC HL, SP |
| DDCB d E8 | SET 5, (IX +d ), $\mathrm{B}^{* *}$ | ED33 | ADD BC, ${ }^{\text {ZX }}$ | ED73 m n | LD (nm) , SP |
| DDCB d E9 | SET 5, (IX+d), C** | ED34 m n | ADD HL, $\mathrm{nm}^{\mathrm{ZX}}$ | ED74 | NEG** |
| DDCB d EA | SET 5, (IX+d), ${ }^{* *}$ | ED35 m n | ADD DE, $\mathrm{nm}^{\mathrm{ZX}}$ | ED75 | RETN** |
| DDCB d EB | SET 5, (IX+d), $\mathrm{E}^{* *}$ | ED36 m n | ADD BC, $\mathrm{nm}^{\mathrm{ZX}}$ | ED76 | IM $1^{* *}$ |
| DDCB d EC | SET 5, (IX+d), $\mathrm{H}^{* *}$ | ED40 | IN B, (C) | ED78 | IN $\mathrm{A},(\mathrm{C})$ |
| DDCB d ED | SET 5, (IX +d ), $\mathrm{L}^{* *}$ | ED41 | OUT (C), B | ED79 | OUT (C), A |
| DDCB d EE | SET 5, (IX+d) | ED42 | SBC HL, BC | ED7A | ADC HL, SP |
| DDCB d EF | SET 5, (IX +d ), $\mathrm{A}^{* *}$ | ED43 m n | LD (nm), BC | ED7B m n | LD SP, (nm) |
| DDCB d F0 | SET 6, (IX +d ), $\mathrm{B}^{* *}$ | ED44 | NEG | ED7C | NEG** |
| DDCB d F1 | SET 6, (IX +d ) , $\mathrm{C}^{* *}$ | ED45 | RETN | ED7D | RETN** |
| DDCB d F2 | SET 6, (IX+d), ${ }^{* *}$ | ED46 | IM 0 | ED7E | IM $2^{* *}$ |
| DDCB d F3 | SET 6, (IX+d), $\mathrm{E}^{* *}$ | ED47 | LD $\mathrm{I}, \mathrm{A}$ IN $\mathrm{C}, \mathrm{C})$ | ED8A n m | PUSH $\mathrm{nm}^{\mathrm{ZX}}$ |
| DDCB d F4 | SET 6, (IX +d ), $\mathrm{H}^{* *}$ | ED49 | OUT (C) , C | ED90 | OUTINB ${ }^{\text {ZX }}$ |
| DDCB d F5 | SET 6, (IX+d), $\mathrm{L}^{* *}$ | ED4A | ADC HL, BC | ED91 r n | NEXTREG $\mathrm{r}, \mathrm{n}$ ZX |
| DDCB d F6 | SET 6, (IX+d) | ED4B m n | LD BC, (nm) | ED92 n | NEXTREG r,A ${ }^{Z X}$ PTXELDNZX |
| DDCB d F7 | SET 6, (IX + d), ${ }^{* *}$ | ED4C | NEG** ${ }^{\text {L }}$ | ED93 | PIXELDN ${ }^{Z X}$ Pixetadzx |
| DDCB d F8 | SET 7, (IX + d) , $\mathrm{B}^{* *}$ | ED4D | RETI | ED94 | $\text { PIXELAD }{ }^{Z X}$ $\text { SETAE }^{\mathrm{ZX}}$ |
| DDCB d F9 | SET 7, (IX+d), $\mathrm{C}^{* *}$ | ED4E | IM $0^{* *}$ | ED95 | SETAE ${ }^{\text {JP }}$ (C) ZX |
| DDCB d FA | SET 7, (IX+d), ${ }^{* *}$ | ED4F | LD R,A | EDA0 | LDI ${ }^{\text {J }}$ |
| DDCB d FB | SET 7, (IX+d), $\mathrm{E}^{* *}$ | ED50 | IN $\mathrm{D}, \mathrm{C}$ ) | EDA1 | CPI |
| DDCB d FC | SET 7, (IX + d) , $\mathrm{H}^{* *}$ | ED51 | OUT (C), D | EDA2 | INI |
| DDCB d FD | SET 7, (IX+d), $\mathrm{L}^{* *}$ | ED52 | SBC HL, DE | EDA3 | OUTI |
| DDCB d FE | SET 7, (IX+d) | ED53 m n | LD (nm) , DE | EDA4 | LDIX ${ }^{\text {ZX }}$ |
| DDCB d FF | SET 7, (IX+d), A** | ED54 | NEG** | EDA5 | LDWS ${ }^{\text {ZX }}$ |
| DDE1 | POP IX | ED55 | RETN** | EDAC | LDDX ${ }^{\text {ZX }}$ |
| DDE3 | EX (SP), IX | ED56 | IM 1 | EDA8 | LDD |
| DDE5 | PUSH IX | ED57 | LD A, I | EDA9 | CPD |
| DDE9 | JP (IX) | ED58 | IN E, (C) | EDAA | IND |
| DDF9 | LD SP, IX | ED59 | OUT (C), E | EDAB | OUTD |
| DE n | SBC A, n | ED5A | ADC HL, DE | EDB0 | LDIR |
| DF | RST 18H | ED5B m n | LD DE, (nm) | EDB1 | CPIR |
| E0 | RET PO | ED5C | NEG** | EDB2 | INIR |
| E1 | POP HL | ED5D | RETN** | EDB3 | OTIR |
| E2 m n | JP PO, nm | ED5E | IM 2 | EDB4 | LDIRX ${ }^{\text {ZX }}$ |
| E3 | EX (SP), HL | ED5F | LD A, R | EDB7 | LDPIRX ${ }^{\text {ZX }}$ |
| E 4 mm | CALL PO, nm | ED60 | IN $\mathrm{H},(\mathrm{C})$ | EDBC | LDDRX ${ }^{\text {ZX }}$ |
| E5 | PUSH HL | ED61 | OUT (C), H | EDB8 | LDDR |
|  | AND n | ED62 | SBC HL, HL | EDB9 | CPDR |
| E7 | RST 20H | ED63 m n | LD (nm), HL | EDBA | INDR |
| E8 | RET PE | ED64 | NEG** | EDBB | OTDR |
| E9 | JP (HL) | ED65 | RETN** | EE n | XOR n |
| EA m n | JP PE, nm | ED66 | IM $0^{* *}$ | EF | RST 28 H |
| EB | EX DE, HL | ED67 | RRD | F0 | RET P |
| EC m n | CALL PE,nm | ED68 | IN L, (C) | F1 | POP AF |
| ED23 | SWAPNIB ${ }^{\text {ZX }}$ | ED69 | OUT (C), L | F2 m n | JP P, nm |
| ED24 | MIRROR A ${ }^{\text {ZX }}$ | ED6A | ADC HL, HL | F3 | DI |
| ED27 n | TEST $\mathrm{n}^{\mathrm{ZX}}$ | ED6B m n | LD HL, (nm) | F4 m n | CALL P, nm |
| ED28 | BSLA DE, ${ }^{\text {ZXX }}$ | ED6C | NEG** | F5 | PUSH AF |


| F6 n | OR n | FD73 d | LD ( $\mathrm{I} Y+\mathrm{d}$ ), E |
| :---: | :---: | :---: | :---: |
| F7 | RST 30 H | FD74 d | LD ( $\mathrm{I} Y+\mathrm{d}$ ), H |
| F8 | RET M | FD75 d | LD ( $\mathrm{I}+\mathrm{d}$ ) , L |
| F9 | LD SP, HL | FD77 d | LD (IY+d), A |
| FA m n | JP M, nm | FD7C | LD A, IYH** |
| FB | EI | FD7D | LD A, IYL** |
| FC m n | CALL M, nm | FD7E d | LD A, (IY+d) |
| FD09 | ADD IY, BC | FD84 | ADD A, IYH** |
| FD19 | ADD IY, DE | FD85 | ADD A, IYL ${ }^{* *}$ |
| FD21 m n | LD IY,nm | FD86 d | ADD A, (IY+d) |
| FD22 m n | LD ( nm ), IY | FD8C | ADC A, $\mathrm{IYH}^{* *}$ |
| FD23 | INC IY | FD8D | ADC A, IYL** |
| FD24 | INC IYH** $^{*}$ | FD8E d | ADC A, (IY+d) |
| FD25 | DEC IYH** | FD94 | SUB IYH** |
| FD26 n | LD IYH, ${ }^{* *}$ | FD95 | SUB IYL** |
| FD29 | ADD IY, IY | FD96 d | SUB (IY+d) |
| FD2A m n | LD IY, (nm) | FD9C | SBC A, $\mathrm{IYH}^{* *}$ |
| FD2B | DEC IY | FD9D | SBC A, IYL ${ }^{* *}$ |
| FD2C | INC IYL ${ }^{* *}$ | FD9E d | SBC A, (IY+d) |
| FD2D | DEC IYL** | FDA4 | AND IYH** $^{*}$ |
| FD2E n | LD IYL, $\mathrm{n}^{* *}$ | FDA5 | AND IYL** |
| FD34 d | INC ( $\mathrm{I}+\mathrm{d}$ ) | FDA6 d | AND ( $\mathrm{IY}+\mathrm{d}$ ) |
| FD35 d | DEC ( $\mathrm{IY}+\mathrm{d}$ ) | FDAC | XOR IYH** |
| FD36 d n | LD ( $\mathrm{IY}+\mathrm{d}$ ), n | FDAD | XOR IYL** |
| FD39 | ADD IY, SP | FDAE d | XOR ( $\mathrm{IY}+\mathrm{d}$ ) |
| FD44 | LD B, $\mathrm{IYH}^{* *}$ | FDB4 | OR IYH** |
| FD45 | LD B,IYL** | FDB5 | OR IYL** |
| FD46 d | LD B, (IY+d) | FDB6 d | OR (IY+d) |
| FD4C | LD C, $\mathrm{IYH}^{* *}$ | FDBC | CP IYH** |
| FD4D | LD C,IYL** | FDBD | CP IYL** |
| FD4E d | LD C, (IY+d) | FDBE d | CP (IY+d) |
| FD54 | LD D, IYH** | FDCB d 00 | RLC ( $I Y+d$ ), $\mathrm{B}^{* *}$ |
| FD55 | LD D, IYL** | FDCB d 01 | RLC ( $I Y+d$ ), $\mathrm{C}^{* *}$ |
| FD56 d | LD D, (IY+d) | FDCB d 02 | RLC ( $\mathrm{I} Y+\mathrm{d}$ ), $\mathrm{D}^{* *}$ |
| FD5C | LD E, IYH** | FDCB d 03 | RLC ( $\mathrm{IY}+\mathrm{d}$ ) , E** |
| FD5D | LD E,IYL** | FDCB d 04 | RLC (IY+d), $\mathrm{H}^{* *}$ |
| FD5E d | LD E, (IY+d) | FDCB d 05 | RLC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ |
| FD60 | LD IYH, ${ }^{* *}$ | FDCB d 06 | RLC ( $I Y+d$ ) |
| FD61 | LD IYH, C** | FDCB d 07 | RLC ( $I Y+d$ ), $A^{* *}$ |
| FD62 | LD IYH, ${ }^{* *}$ | FDCB d 08 | RRC ( $I Y+d$ ), $\mathrm{B}^{* *}$ |
| FD63 | LD IYH, ${ }^{* *}$ | FDCB d 09 | RRC ( $I Y+d$ ), $\mathrm{C}^{* *}$ |
| FD64 | LD IYH, IYH** | FDCB d OA | RRC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{D}^{* *}$ |
| FD65 | LD IYH, IYL** | FDCB d OB | RRC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{E}^{* *}$ |
| FD66 d | LD H, (IY+d) | FDCB d OC | RRC ( $\mathrm{I} Y+\mathrm{d}$ ) , $\mathrm{H}^{* *}$ |
| FD67 | LD IYH, $\mathrm{A}^{* *}$ | FDCB d OD | RRC ( $\mathrm{IY}+\mathrm{d}$ ), $\mathrm{L}^{* *}$ |
| FD68 | LD IYL, $\mathrm{B}^{* *}$ | FDCB d OE | RRC ( $1 Y+d$ ) |
| FD69 | LD IYL, $\mathrm{C}^{* *}$ | FDCB d OF | RRC ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ |
| FD6A | LD IYL, $\mathrm{D}^{* *}$ | FDCB d 10 | RL ( $\mathrm{IY}+\mathrm{d}$ ) , $\mathrm{B}^{* *}$ |
| FD6B | LD IYL, $\mathrm{E}^{* *}$ | FDCB d 11 | RL ( $I Y+d$ ) , $\mathrm{C}^{* *}$ |
| FD6C | LD IYL, $\mathrm{IYH}^{* *}$ | FDCB d 12 | RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{D}^{* *}$ |
| FD6D | LD IYL, IYL** | FDCB d 13 | RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{E}^{* *}$ |
| FD6E d | LD L, (IY+d) | FDCB d 14 | RL (IY+d) , $\mathrm{H}^{* *}$ |
| FD6F | LD IYL, $\mathrm{A}^{* *}$ | FDCB d 15 | RL ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{L}^{* *}$ |
| FD70 d | LD ( $\mathrm{IY}+\mathrm{d}$ ), B | FDCB d 16 | RL ( $I Y+d$ ) |
| FD71 d | LD (IY+d), C | FDCB d 17 | RL ( $I \mathrm{Y}+\mathrm{d}$ ) , $\mathrm{A}^{* *}$ |

FDCB d 18
FDCB d 19
FDCB d 1A
FDCB d 1B
FDCB d 1C
FDCB d 1D
FDCB d 1E
FDCB d $1 F$
FDCB d 20
FDCB 21
FDCB d 22 SLA (IY+d), D**
FDCB d 23 SLA (IY+d), $\mathrm{E}^{* *}$
FDCB d 24 SLA ( $\mathrm{I}+\mathrm{d}$ ) , $\mathrm{H}^{* *}$
FDCB d 25 SLA (IY+d), L ${ }^{* *}$
FDCB d 26 SLA (IY+d)
FDCB d 27 SLA (IY+d), A**
FDCB d 28 SRA (IY+d), B*
FDCB d 29 SRA (IY+d), C**
FDCB d 2A SRA (IY+d), D**
FDCB d 2B SRA (IY+d), $E^{* *}$
FDCB d 2C SRA (IY+d), $\mathrm{H}^{* *}$
FDCB d 2D SRA (IY+d), L ${ }^{* *}$
FDCB d 2E SRA (IY+d)
FDCB d 2 F SRA (IY+d), $A^{* *}$
FDCB d 30 SLI (IY+d), $\mathrm{B}^{* *}$
FDCB d 31 SLI (IY+d), C**
FDCB d 32 SLI (IY+d), D**
FDCB d 33 SLI (IY+d), $E^{* *}$
FDCB d 34 SLI (IY+d), $\mathrm{H}^{* *}$
FDCB d 35 SLI (IY+d), L**
FDCB d 36 SLI (IY+d)**
FDCB d 37 SLI (IY+d), A**
FDCB d 38 SRL (IY+d), $\mathrm{B}^{* *}$
FDCB d 39 SRL (IY+d), C**
FDCB d 3A SRL (IY+d), $\mathrm{D}^{* *}$
FDCB d 3B SRL (IY+d), $\mathrm{E}^{* *}$
FDCB d 3C SRL (IY+d), $\mathrm{H}^{* *}$
FDCB d 3D SRL (IY+d), L ${ }^{* *}$
FDCB d 3E SRL (IY+d)
FDCB d 3F SRL (IY+d), A**
FDCB d 40 BIT $0,(I Y+d)^{* *}$
FDCB d 41 BIT 0, (IY+d)**
FDCB d 42 BIT $0,(I Y+d)^{* *}$
FDCB d 43 BIT 0, (IY+d)**
FDCB d 44 BIT 0, $(I Y+d)^{* *}$
FDCB d 45 BIT 0, $(I Y+d)^{* *}$
FDCB d 46 BIT 0, (IY+d)
FDCB d 47 BIT 0, (IY+d)**
FDCB d 48 BIT 1, (IY+d)**
FDCB d 49 BIT 1, $(I Y+d)^{* *}$
FDCB d 4A BIT 1, $(I Y+d)^{* *}$
FDCB d 4B BIT 1, $(I Y+d)^{* *}$
FDCB d 4C BIT 1, $(\mathrm{IY}+\mathrm{d})^{* *}$
FDCB d 4D BIT 1, $(\mathrm{IY}+\mathrm{d})^{* *}$
FDCB d 4E BIT 1, (IY+d)

FDCB d 4F FDCB d 50 FDCB d 51 FDCB d 52 FDCB d 53 FDCB d 54 FDCB d 55 FDCB d 56 FDCB d 57 FDCB d 58 FDCB d 59 FDCB d 5A FDCB d 5B FDCB d 5C FDCB d 5D FDCB d 5E FDCB d 5F FDCB d 60 FDCB d 61 FDCB d 62 FDCB d 63 FDCB d 64 FDCB d 65 FDCB d 66 FDCB d 67 FDCB d 68 FDCB d 69 FDCB d 6A FDCB d 6B FDCB d 6C FDCB d 6D FDCB d 6E FDCB d 6F FDCB d 70 FDCB d 71 FDCB d 72 FDCB d 73 FDCB d 74 FDCB d 75 FDCB d 76 FDCB d 77 FDCB d 78 FDCB d 79 FDCB d 7A FDCB d 7B FDCB d 7C FDCB d 7D FDCB d 7E FDCB d 7F FDCB d 80 FDCB d 81 FDCB d 82 FDCB d 83 FDCB d 84 FDCB d 85

BIT 1, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)** BIT 2, (IY+d)
BIT 2, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)** BIT 3, (IY+d)
BIT 3, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d)** BIT 4, (IY+d) BIT 4, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d)** BIT 5, (IY+d) BIT 5, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d)** BIT 6, (IY+d) BIT 6, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d)** BIT 7, (IY+d) BIT 7, (IY+d)** RES $0,(I Y+d), B^{* *}$ RES 0, (IY+d), C** RES 0, (IY+d), $D^{* *}$ RES $0,(I Y+d), E^{* *}$ RES $0,(I Y+d), H^{* *}$ RES 0, (IY+d), L**

FDCB d 86 RES 0, (IY+d) FDCB d 87 FDCB d 88 FDCB d 89 FDCB d 8A FDCB d 8B FDCB d 8C FDCB d 8D FDCB d 8E FDCB d 8 F FDCB d 90 FDCB d 91 FDCB d 92 FDCB d 93 FDCB d 94 FDCB d 95 FDCB d 96 FDCB d 97 FDCB d 98 FDCB d 99 FDCB d 9A FDCB d 9B FDCB d 9C FDCB d 9D FDCB d 9E FDCB d 9F FDCB d A0 FDCB d A1 FDCB d A2 FDCB d A3 FDCB d A4 FDCB d A5 FDCB d A6 FDCB d A7 FDCB d A8 FDCB d A9 FDCB d AA FDCB d AB FDCB d AC FDCB d AD FDCB d AE FDCB d AF FDCB d BO FDCB d B1 FDCB d B2 FDCB d B3 FDCB d B4 FDCB d B5 FDCB d B6 FDCB d B7 FDCB d B8 FDCB d B9 FDCB d BA FDCB d BB FDCB d BC

RES 0, (IY+d), A** RES 1, (IY+d), $\mathrm{B}^{* *}$ RES 1, (IY+d), C** RES 1, (IY+d), D** RES 1, (IY+d), $E^{* *}$ RES 1, (IY+d), $\mathrm{H}^{* *}$ RES 1, (IY+d), $\mathrm{L}^{* *}$ RES 1, (IY+d)
RES 1, (IY+d), $A^{* *}$ RES 2, (IY+d), $\mathrm{B}^{* *}$ RES 2, (IY+d), C** RES 2, (IY+d), D** RES 2, (IY+d), $\mathrm{E}^{* *}$ RES 2, (IY+d), $\mathrm{H}^{* *}$ RES 2, (IY+d), $L^{* *}$ RES 2, (IY+d)
RES 2, (IY+d), A** RES 3 , (IY+d), $\mathrm{B}^{* *}$ RES 3, (IY+d), C** RES 3, (IY+d), D** RES 3, (IY+d), $E^{* *}$ RES 3, (IY+d), $\mathrm{H}^{* *}$ RES 3, (IY+d), L ${ }^{* *}$ RES 3, (IY+d)
RES 3, (IY+d), A**
RES 4, (IY+d), B**
RES 4, (IY+d), C**
RES 4, (IY+d), D**
RES 4, (IY+d), $E^{* *}$
RES 4, (IY+d), $\mathrm{H}^{* *}$
RES 4, (IY+d), $\mathrm{L}^{* *}$
RES 4, (IY+d)
RES 4, (IY+d), $A^{* *}$
RES 5, (IY+d), $\mathrm{B}^{* *}$
RES 5, (IY+d), C**
RES 5, (IY+d), D**
RES 5, (IY+d), $\mathrm{E}^{* *}$
RES 5, (IY+d), $\mathrm{H}^{* *}$ RES 5, (IY+d), L ${ }^{* *}$ RES 5, (IY+d)
RES 5, (IY+d), $A^{* *}$
RES 6, (IY+d), $\mathrm{B}^{* *}$
RES 6, (IY+d), C**
RES 6, (IY+d), $D^{* *}$
RES 6, (IY+d), $E^{* *}$
RES 6, (IY+d), $\mathrm{H}^{* *}$
RES 6,(IY+d), L**
RES 6, (IY+d)
RES 6, (IY+d), $A^{* *}$
RES 7, (IY+d), $B^{* *}$
RES 7, (IY+d), C**
RES 7, (IY+d), D**
RES 7, (IY+d), $\mathrm{E}^{* *}$
RES 7, (IY+d), $\mathrm{H}^{* *}$

FDCB d BD RES 7, (IY+d), L** FDCB d BE RES 7, (IY+d) FDCB d BF RES 7, (IY+d), A** FDCB d C0 SET 0, (IY+d), $\mathrm{B}^{* *}$ FDCB d C1 SET 0, (IY+d), C** FDCB d C2 SET 0, (IY+d), D** FDCB d C3 SET 0, (IY+d), E** FDCB d C4 SET 0, (IY+d), $\mathrm{H}^{* *}$ FDCB d C5 SET 0, (IY+d), L** FDCB d C6 SET 0, (IY+d) FDCB d C7 SET 0, (IY+d), A** FDCB d C8 SET 1, (IY+d), B** FDCB d C9 SET 1, (IY+d), C** FDCB d CA SET 1, (IY+d), D** FDCB d CB SET 1, (IY+d), $\mathrm{E}^{* *}$ FDCB d CC SET 1, (IY+d), $\mathrm{H}^{* *}$ FDCB d CD SET 1, (IY+d), L** FDCB d CE SET 1, (IY+d)
FDCB d CF SET 1, (IY+d), A** FDCB d DO SET 2, (IY+d), B** FDCB d D1 SET 2, (IY+d), C** FDCB d D2 SET 2, (IY+d), D** FDCB d D3 SET 2, (IY+d), $\mathrm{E}^{* *}$ FDCB d D4 SET 2, (IY+d), $\mathrm{H}^{* *}$ FDCB d D5 SET 2, (IY+d), L** FDCB d D6 SET 2, (IY+d)
FDCB d D7 SET 2, (IY+d), A** FDCB d D8 SET 3, (IY+d), B** FDCB d D9 SET 3, (IY+d), C** FDCB d DA SET 3, (IY+d), $\mathrm{D}^{* *}$ FDCB d DB SET 3, (IY+d), E** FDCB d DC SET 3, (IY+d), $\mathrm{H}^{* *}$ FDCB d DD SET 3, (IY+d), L ${ }^{* *}$ FDCB d DE SET 3, (IY+d)
FDCB d DF SET 3, (IY+d), A** FDCB d E0 SET 4, (IY+d), B** FDCB d E1 SET 4, (IY+d), C ${ }^{* *}$ FDCB d E2 SET 4, (IY+d), D** FDCB d E3 SET 4, (IY+d), E** FDCB d E4 SET 4, (IY+d), $\mathrm{H}^{* *}$ FDCB d E5 SET 4, (IY+d), L** FDCB d E6 SET 4, (IY+d)
FDCB d E7 SET 4, (IY+d), A** FDCB d E8 SET 5, (IY+d), B** FDCB d E9 SET 5, (IY+d), C ${ }^{* *}$ FDCB d EA SET 5, (IY+d), D** FDCB d EB SET 5, (IY+d), E** FDCB d EC SET 5, (IY+d), H** FDCB d ED SET 5, (IY+d), L** FDCB d EE SET 5, (IY+d) FDCB d EF SET 5, (IY+d), A** FDCB d FO SET 6, (IY+d), B** FDCB d F1 SET 6, (IY+d), C** FDCB d F2 SET 6, (IY+d), $\mathrm{D}^{* *}$ FDCB d F3 SET 6, (IY+d), $\mathrm{E}^{* *}$

| FDCB d F4 | SET 6, (IY+d), $\mathrm{H}^{* *}$ | FDCB d FA | SET 7, (IY+d), $\mathrm{D}^{* *}$ | FDE1 | POP IY |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FDCB d F5 | SET 6, (IY+d), $\mathrm{L}^{* *}$ | FDCB d FB | SET 7, (IY+d), E** | FDE3 | EX (SP), IY |
| FDCB d F6 | SET 6, (IY+d) | FDCB d FC | SET 7, (IY+d), $\mathrm{H}^{* *}$ | FDE5 | PUSH IY |
| FDCB d F7 | SET 6, (IY+d), A* | FDCB d FD | SET 7, (IY+d), L* | FDE9 | JP (IY) |
| FDCB d F8 | SET 7, (IY+d), B* | FDCB d FE | SET 7, (IY+d) | FDF9 | LD SP, IY |
| FDCB d F9 | SET 7, (IY+d), C* | FDCB d FF | SET 7, (IY+d), A* | FE n | CP n |
|  |  |  |  | FF | RST 38H |

This page intentionally left empty

## Appendix C

## Bibliography

[1] Mark Rison Z80 page for !CPC.
http://www.acorn.co.uk/~mrison/en/cpc/tech.html
[2] YAZE (Yet Another Z80 Emulator). This is a CPM emulator by Frank Cringle. It emulates almost every undocumented flag, very good emulator. Also includes a very good instruction exerciser and is released under the GPL.
ftp://ftp.ping.de/pub/misc/emulators/yaze-1.10.tar.gz
Note: the instruction exerciser zexdoc/zexall does not test I/O instructions and not all normal instructions (for instance LD A, (IX +n ) is tested, but not with different values of n , just $\mathrm{n}=1$, values above 128 (LD A,(IX-n) are not tested) but it still gives a pretty good idea of how well a simulated Z80 works.
[3] Z80 Family Official Support Page by Thomas Scherrer. Very good - your one-stop Z80 page. http://www.geocities.com/SiliconValley/Peaks/3938/z80_home.htm
[4] Spectrum FAQ technical information.
http://www.worldofspectrum.org/faq/
[5] Gerton Lunter's Spectrum emulator (Z80). In the package there is a file TECHINFO.DOC, which contains a lot of interesting information. Note that the current version can only be unpacked in Windows.
ftp://ftp.void.jump.org/pub/sinclair/emulators/pc/dos/z80-400.zip
[6] Mostek Z80 Programming Manual - a very good reference to the Z80.
[7] Z80 Product Specification, from MSX2 Hardware Information. http://www.hardwareinfo.msx2.com/pdf/Zilog/z80.pdf
[8] ZX Spectrum Next information.
https://wiki.specnext.dev/

This page intentionally left empty

## Appendix D

## GNU Free Documentation License

Version 1.1, March 2000

Copyright © 2000 Free Software Foundation, Inc.
59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

## Preamble

The purpose of this License is to make a manual, textbook, or other written document "free" in the sense of freedom: to assure everyone the effective freedom to copy and redistribute it, with or without modifying it, either commercially or non-commercially. Secondarily, this License preserves for the author and publisher a way to get credit for their work, while not being considered responsible for modifications made by others.

This License is a kind of "copyleft", which means that derivative works of the document must themselves be free in the same sense. It complements the GNU General Public License, which is a copyleft license designed for free software.

We have designed this License in order to use it for manuals for free software, because free software needs free documentation: a free program should come with manuals providing the same freedoms that the software does. But this License is not limited to software manuals; it can be used for any textual work, regardless of subject matter or whether it is published as a printed book. We recommend this License principally for works whose purpose is instruction or reference.

## D. 1 Applicability and Definitions

This License applies to any manual or other work that contains a notice placed by the copyright holder saying it can be distributed under the terms of this License. The "Document", below, refers to any such manual or work. Any member of the public is a licensee, and is addressed as "you".

A"Modified Version" of the Document means any work containing the Document or a portion of it,
either copied verbatim, or with modifications and/or translated into another language.
A "Secondary Section" is a named appendix or a front-matter section of the Document that deals exclusively with the relationship of the publishers or authors of the Document to the Document's overall subject (or to related matters) and contains nothing that could fall directly within that overall subject. (For example, if the Document is in part a textbook of mathematics, a Secondary Section may not explain any mathematics.) The relationship could be a matter of historical connection with the subject or with related matters, or of legal, commercial, philosophical, ethical or political position regarding them.

The "Invariant Sections" are certain Secondary Sections whose titles are designated, as being those of Invariant Sections, in the notice that says that the Document is released under this License.

The "Cover Texts" are certain short passages of text that are listed, as Front-Cover Texts or BackCover Texts, in the notice that says that the Document is released under this License.

A "Transparent" copy of the Document means a machine-readable copy, represented in a format whose specification is available to the general public, whose contents can be viewed and edited directly and straightforwardly with generic text editors or (for images composed of pixels) generic paint programs or (for drawings) some widely available drawing editor, and that is suitable for input to text formatters or for automatic translation to a variety of formats suitable for input to text formatters. A copy made in an otherwise Transparent file format whose mark-up has been designed to thwart or discourage subsequent modification by readers is not Transparent. A copy that is not "Transparent" is called "Opaque".

Examples of suitable formats for Transparent copies include plain ASCII without mark-up, Texinfo input format, $\mathrm{IAT}_{\mathrm{E}} \mathrm{X}$ input format, SGML or XML using a publicly available DTD, and standardconforming simple HTML designed for human modification. Opaque formats include PostScript, PDF, proprietary formats that can be read and edited only by proprietary word processors, SGML or XML for which the DTD and/or processing tools are not generally available, and the machine-generated HTML produced by some word processors for output purposes only.

The "Title Page" means, for a printed book, the title page itself, plus such following pages as are needed to hold, legibly, the material this License requires to appear in the title page. For works in formats which do not have any title page as such, "Title Page" means the text near the most prominent appearance of the work's title, preceding the beginning of the body of the text.

## D. 2 Verbatim Copying

You may copy and distribute the Document in any medium, either commercially or non-commercially, provided that this License, the copyright notices, and the license notice saying this License applies to the Document are reproduced in all copies, and that you add no other conditions whatsoever to those of this License. You may not use technical measures to obstruct or control the reading or further copying of the copies you make or distribute. However, you may accept compensation in exchange for copies. If you distribute a large enough number of copies you must also follow the conditions in section 3.

You may also lend copies, under the same conditions stated above, and you may publicly display copies.

## D. 3 Copying in Quantity

If you publish printed copies of the Document numbering more than 100, and the Document's license notice requires Cover Texts, you must enclose the copies in covers that carry, clearly and legibly, all these Cover Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on the back cover. Both covers must also clearly and legibly identify you as the publisher of these copies. The front cover must present the full title with all words of the title equally prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for either cover are too voluminous to fit legibly, you should put the first ones listed (as many as fit reasonably) on the actual cover, and continue the rest onto adjacent pages.

If you publish or distribute Opaque copies of the Document numbering more than 100, you must either include a machine-readable Transparent copy along with each Opaque copy, or state in or with each Opaque copy a publicly-accessible computer-network location containing a complete Transparent copy of the Document, free of added material, which the general network-using public has access to download anonymously at no charge using public-standard network protocols. If you use the latter option, you must take reasonably prudent steps, when you begin distribution of Opaque copies in quantity, to ensure that this Transparent copy will remain thus accessible at the stated location until at least one year after the last time you distribute an Opaque copy (directly or through your agents or retailers) of that edition to the public.

It is requested, but not required, that you contact the authors of the Document well before redistributing any large number of copies, to give them a chance to provide you with an updated version of the Document.

## D. 4 Modifications

You may copy and distribute a Modified Version of the Document under the conditions of sections 2 and 3 above, provided that you release the Modified Version under precisely this License, with the Modified Version filling the role of the Document, thus licensing distribution and modification of the Modified Version to whoever possesses a copy of it. In addition, you must do these things in the Modified Version:

- Use in the Title Page (and on the covers, if any) a title distinct from that of the Document, and from those of previous versions (which should, if there were any, be listed in the History section of the Document). You may use the same title as a previous version if the original publisher of that version gives permission.
- List on the Title Page, as authors, one or more persons or entities responsible for authorship of the modifications in the Modified Version, together with at least five of the principal authors of the Document (all of its principal authors, if it has less than five).
- State on the Title page the name of the publisher of the Modified Version, as the publisher.
- Preserve all the copyright notices of the Document.
- Add an appropriate copyright notice for your modifications adjacent to the other copyright notices.
- Include, immediately after the copyright notices, a license notice giving the public permission to use the Modified Version under the terms of this License, in the form shown in the Addendum below.
- Preserve in that license notice the full lists of Invariant Sections and required Cover Texts given in the Document's license notice.
- Include an unaltered copy of this License.
- Preserve the section entitled "History", and its title, and add to it an item stating at least the title, year, new authors, and publisher of the Modified Version as given on the Title Page. If there is no section entitled "History" in the Document, create one stating the title, year, authors, and publisher of the Document as given on its Title Page, then add an item describing the Modified Version as stated in the previous sentence.
- Preserve the network location, if any, given in the Document for public access to a Transparent copy of the Document, and likewise the network locations given in the Document for previous versions it was based on. These may be placed in the "History" section. You may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.
- In any section entitled "Acknowledgements" or "Dedications", preserve the section's title, and preserve in the section all the substance and tone of each of the contributor acknowledgements and/or dedications given therein.
- Preserve all the Invariant Sections of the Document, unaltered in their text and in their titles. Section numbers or the equivalent are not considered part of the section titles.
- Delete any section entitled "Endorsements". Such a section may not be included in the Modified Version.
- Do not retitle any existing section as "Endorsements" or to conflict in title with any Invariant Section.

If the Modified Version includes new front-matter sections or appendices that qualify as Secondary Sections and contain no material copied from the Document, you may at your option designate some or all of these sections as invariant. To do this, add their titles to the list of Invariant Sections in the Modified Version's license notice. These titles must be distinct from any other section titles.

You may add a section entitled "Endorsements", provided it contains nothing but endorsements of your Modified Version by various parties - for example, statements of peer review or that the text has been approved by an organization as the authoritative definition of a standard.

You may add a passage of up to five words as a Front-Cover Text, and a passage of up to 25 words as a Back-Cover Text, to the end of the list of Cover Texts in the Modified Version. Only one passage of Front-Cover Text and one of Back-Cover Text may be added by (or through arrangements made by) any one entity. If the Document already includes a cover text for the same cover, previously added by you or by arrangement made by the same entity you are acting on behalf of, you may not add another; but you may replace the old one, on explicit permission from the previous publisher that added the old one.

The author(s) and publisher(s) of the Document do not by this License give permission to use their names for publicity for or to assert or imply endorsement of any Modified Version.

## D. 5 Combining Documents

You may combine the Document with other documents released under this License, under the terms defined in section 4 above for modified versions, provided that you include in the combination all of the Invariant Sections of all of the original documents, unmodified, and list them all as Invariant Sections of your combined work in its license notice.

The combined work need only contain one copy of this License, and multiple identical Invariant Sections may be replaced with a single copy. If there are multiple Invariant Sections with the same name but different contents, make the title of each such section unique by adding at the end of it, in parentheses, the name of the original author or publisher of that section if known, or else a unique number. Make the same adjustment to the section titles in the list of Invariant Sections in the license notice of the combined work.

In the combination, you must combine any sections entitled "History" in the various original documents, forming one section entitled "History"; likewise combine any sections entitled "Acknowledgements", and any sections entitled "Dedications". You must delete all sections entitled "Endorsements."

## D. 6 Collections of Documents

You may make a collection consisting of the Document and other documents released under this License, and replace the individual copies of this License in the various documents with a single copy that is included in the collection, provided that you follow the rules of this License for verbatim copying of each of the documents in all other respects.

You may extract a single document from such a collection, and distribute it individually under this License, provided you insert a copy of this License into the extracted document, and follow this License in all other respects regarding verbatim copying of that document.

## D. 7 Aggregation With Independent Works

A compilation of the Document or its derivatives with other separate and independent documents or works, in or on a volume of a storage or distribution medium, does not as a whole count as a Modified Version of the Document, provided no compilation copyright is claimed for the compilation. Such a compilation is called an "aggregate", and this License does not apply to the other self-contained works thus compiled with the Document, on account of their being thus compiled, if they are not themselves derivative works of the Document.

If the Cover Text requirement of section 3 is applicable to these copies of the Document, then if the Document is less than one quarter of the entire aggregate, the Document's Cover Texts may be placed on covers that surround only the Document within the aggregate. Otherwise they must appear on covers around the whole aggregate.

## D. 8 Translation

Translation is considered a kind of modification, so you may distribute translations of the Document under the terms of section 4. Replacing Invariant Sections with translations requires special permission
from their copyright holders, but you may include translations of some or all Invariant Sections in addition to the original versions of these Invariant Sections. You may include a translation of this License provided that you also include the original English version of this License. In case of a disagreement between the translation and the original English version of this License, the original English version will prevail.

## D. 9 Termination

You may not copy, modify, sublicense, or distribute the Document except as expressly provided for under this License. Any other attempt to copy, modify, sublicense or distribute the Document is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance.

## D. 10 Future Revisions of This License

The Free Software Foundation may publish new, revised versions of the GNU Free Documentation License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. See http://www.gnu.org/copyleft/.

Each version of the License is given a distinguishing version number. If the Document specifies that a particular numbered version of this License "or any later version" applies to it, you have the option of following the terms and conditions either of that specified version or of any later version that has been published (not as a draft) by the Free Software Foundation. If the Document does not specify a version number of this License, you may choose any version ever published (not as a draft) by the Free Software Foundation.


[^0]:    ${ }^{1}$ Workspace tasks seem to not be supported in some later VS Code versions. If this is the case for you, copy them to user tasks (shared between projects): open .vscode/tasks.json file from any of the sample projects, scroll down a little and copy Launch CSpect and Launch ZEsarUX tasks to user tasks. You can do this all from within VS Code. To open the user tasks file, open the command palette and start typing open user tasks, then select the option from the drop-down menu.

[^1]:    ${ }^{1}$ Thanks to Jim Battle (frustum@pacbell.net): the 8080 always puts the parity in the PF flag; VF does not exist and the timing is different. Possibly there are other differences.

[^2]:    ${ }^{2}$ http://www.mame.net/
    ${ }^{3}$ Wouldn't it be better to have separate instructions for DAA after addition and subtraction, like the 80 x 86 has instead of sacrificing a bit in the flag register?

[^3]:    ${ }^{4}$ redflame@xmission.com

[^4]:    ${ }^{5}$ gerton@math.rug.nl

[^5]:    ${ }^{6}$ http://www.ramsoft.bbk.org/

[^6]:    ${ }^{1}$ https://wiki.specnext.dev/TBBlue_Register_Select
    ${ }^{2}$ https://wiki.specnext.dev/TBBlue_Register_Access

[^7]:    ${ }^{3}$ You may also see the term "page" used instead of "bank" (in fact, that's why the process of swapping banks into slots is usually called "paging"). I also noticed sometimes 64 K addressable memory is referred to as "bank". In this book, I will keep naming consistent to avoid confusion.

[^8]:    ${ }^{4}$ https://wiki.specnext.dev/Next_Memory_Bank_Select

[^9]:    ${ }^{5}$ Core 3.0.6+ only

[^10]:    ${ }^{6}$ https://zx.remysharp.com/sprites/

[^11]:    ${ }^{7}$ http://zxbasic.uk/files/UDGeedNext-current.rar
    ${ }^{8}$ https://zx.remysharp.com/sprites/

[^12]:    ${ }^{9}$ https://wiki.specnext.dev/DMA

[^13]:    Bit Effect
    71 to make sprite visible, 0 to hide it
    61 to enable optional byte 4,0 to disable it
    5-0 Pattern index 0-63 (7th, MSB for 4-bit sprites is configured with byte 4)

[^14]:    ${ }^{10}$ https://shiru.untergrund.net/software.shtml\#old
    ${ }^{11}$ https://zx.remysharp.com/audio/
    ${ }^{12}$ https://www.chibiakumas.com/z80/platform4.php\#LessonP35
    ${ }^{13}$ https://nextdaw.biasillo.com/
    ${ }^{14}$ https://www.julien-nevo.com/arkostracker/
    ${ }^{15}$ https://bulba.untergrund.net/vortex_e.htm

[^15]:    ${ }^{16}$ Based on http://codersbucket.blogspot.com/2015/04/interrupts-on-zx-spectrum-what-are.html

[^16]:    ${ }^{1}$ http://www.myquest.nl/z80undocumented/
    ${ }^{2}$ http://www.z80.info/zaks.html
    ${ }^{3}$ https://www.zilog.com/docs/z80/um0080.pdf
    ${ }^{4}$ https://wiki.specnext.dev/Extended_Z80_instruction_set

[^17]:    Notes: $\quad{ }^{1} \mathrm{YF}$ and XF flags are copied from the operand s , not the result A-s
    ${ }^{2} s$ is any of $r, p, q, n$, (HL), (IX $+d$ ), (IY+d) as shown for ADD. Replace 000 in the ADD set above. Ts also the same ${ }^{3} \mathrm{~m}$ is any of $\mathrm{r}, \mathrm{p}, \mathrm{q}, \mathrm{n},(\mathrm{HL}),(I X+\mathrm{d}),(I Y+\mathrm{d})$ as shown for INC. Replace 100 with 101 in opcode. Ts also the same ${ }^{4} \mathrm{PV}$ set if value was $\$ 7 \mathrm{~F}$ before incrementing
    ${ }^{5} \mathrm{PV}$ set if value was $\$ 80$ before decrementing

[^18]:    Notes: $\quad{ }^{1} \mathrm{YF}$ and XF are copied from register A
    ${ }^{2}$ Documentation says original value of CF is copied to HF, but my tests show that HF remains unchanged
    ${ }^{3}$ No interrupts are accepted directly after EI or DI
    ${ }^{4}$ This instruction has other undocumented opcodes

[^19]:    Notes: $\quad{ }^{1}$ Flags set directly from the value of $F$,

[^20]:    Notes: ${ }^{1} \mathrm{~m}$ is one of $\mathrm{r},(\mathrm{HL}),(I X+d)$, (IY+d). To form new opcode replace 000 of RLCs with shown code. Ts also the same ${ }^{2}$ Some assemblers may also allow SL1 to be used instead of SLI
    ${ }^{3}$ Shift Left Logical; no associated opcode, there is no difference between logical and arithmetic shift left, use SLA for both. Some assemblers will allow SLL as equivalent, but unfortunately some will assemble it as SLI, so it's best avoiding

[^21]:    Notes: $\quad{ }^{1}$ This is not mistake, nm operand is in fact encoded in big-endian

